A Lifetime Aware Buffer Assignment Method for Streaming Applications on DRAM/PRAM Hybrid Memory

被引:1
|
作者
Lee, Daeyoung [1 ]
Oh, Hyunok [1 ]
机构
[1] Hanyang Univ, Dept Informat Syst, Seoul, South Korea
基金
新加坡国家研究基金会;
关键词
Algorithms; Reliability; Endurance; synchronous dataflow graph; schedule; phase change RAM; SOFTWARE;
D O I
10.1145/2435227.2435232
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This article proposes a lifetime aware buffer assignment method for streaming applications like multimedia specified in a synchronous dataflow (SDF) graph on a DRAM/PRAM hybrid memory in which the endurance of PRAM is limited. We determine whether buffers are assigned to DRAM or PRAM to minimize the writing frequency of PRAM. To solve the problems, we formulate them using Answer Set Programming. Experimental results show that the proposed approach increases the PRAM lifetime by 63% compared with no optimization, and shows the tradeoff between PRAM and DRAM size to guarantee a lifetime constraint.
引用
收藏
页数:17
相关论文
共 50 条
  • [21] Energy-aware assignment and scheduling for hybrid main memory in embedded systems
    Guohui Wang
    Yong Guan
    Yi Wang
    Zili Shao
    Computing, 2016, 98 : 279 - 301
  • [22] HASDH: A Hotspot-Aware and Scalable Dynamic Hashing for Hybrid DRAM-NVM Memory
    Li, Zhengtao
    Tan, Zhipeng
    Chen, Jianxi
    2021 IEEE 39TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2021), 2021, : 154 - 161
  • [23] Energy-aware assignment and scheduling for hybrid main memory in embedded systems
    Wang, Guohui
    Guan, Yong
    Wang, Yi
    Shao, Zili
    COMPUTING, 2016, 98 (03) : 279 - 301
  • [24] Data-Aware DRAM Refresh to Squeeze the Margin of Retention Time in Hybrid Memory Cube
    Han, Yinhe
    Wang, Ying
    Li, Huawei
    Li, Xiaowei
    2014 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2014, : 295 - 300
  • [25] Segment and Conflict Aware Page Allocation and Migration in DRAM-PCM Hybrid Main Memory
    Khouzani, Hoda Aghaei
    Hosseini, Fateme S.
    Yang, Chengmo
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (09) : 1458 - 1470
  • [26] An optimal DRAM sizing and partitioning method for NVRAM based hybrid memory architecture
    Lim, Jongbum
    Song, Yongwoon
    Lee, Hyuk-Jun
    IEICE ELECTRONICS EXPRESS, 2014, 11 (19):
  • [27] Energy-aware page replacement and consistency guarantee for hybrid NVM-DRAM memory systems
    Zhan, Jinyu
    Zhang, Yiming
    Jiang, Wei
    Yang, Junhuan
    Li, Lin
    Li, Yixin
    JOURNAL OF SYSTEMS ARCHITECTURE, 2018, 89 : 60 - 72
  • [28] Buffer Minimization of Real-Time Streaming Applications Scheduling on Hybrid CPU/FPGA Architectures
    Zhu, Jun
    Sander, Ingo
    Jantsch, Axel
    DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 1506 - 1511
  • [29] Improving Performance and Lifetime of DRAM-PCM Hybrid Main Memory through a Proactive Page Allocation Strategy
    Khouzani, Hoda Aghaei
    Yang, Chengmo
    Hu, Jingtong
    2015 20TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2015, : 508 - 513
  • [30] Energy and memory-aware software pipelining streaming applications on NoC-based MPSoCs
    Tariq, Umair Ullah
    Wu, Hui
    Abd Ishak, Suhaimi
    FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2020, 111 : 1 - 16