A Lifetime Aware Buffer Assignment Method for Streaming Applications on DRAM/PRAM Hybrid Memory

被引:1
|
作者
Lee, Daeyoung [1 ]
Oh, Hyunok [1 ]
机构
[1] Hanyang Univ, Dept Informat Syst, Seoul, South Korea
基金
新加坡国家研究基金会;
关键词
Algorithms; Reliability; Endurance; synchronous dataflow graph; schedule; phase change RAM; SOFTWARE;
D O I
10.1145/2435227.2435232
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This article proposes a lifetime aware buffer assignment method for streaming applications like multimedia specified in a synchronous dataflow (SDF) graph on a DRAM/PRAM hybrid memory in which the endurance of PRAM is limited. We determine whether buffers are assigned to DRAM or PRAM to minimize the writing frequency of PRAM. To solve the problems, we formulate them using Answer Set Programming. Experimental results show that the proposed approach increases the PRAM lifetime by 63% compared with no optimization, and shows the tradeoff between PRAM and DRAM size to guarantee a lifetime constraint.
引用
收藏
页数:17
相关论文
共 50 条
  • [1] A Lifetime Aware Buffer Assignment Method for Streaming Applications on DRAM/PRAM Hybrid Memory (Extended Abstract)
    Lee, Daeyoung
    Oh, Hyunok
    2012 IEEE 10TH SYMPOSIUM ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA (ESTIMEDIA), 2012, : 1 - 1
  • [2] Power-Aware Variable Partitioning for DSPs with Hybrid PRAM and DRAM Main Memory
    Liu, Tiantian
    Zhao, Yingchao
    Xue, Chun Jason
    Li, Minming
    PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 405 - 410
  • [3] Power-Aware Variable Partitioning for DSPs With Hybrid PRAM and DRAM Main Memory
    Liu, Tiantian
    Zhao, Yingchao
    Xue, Chun Jason
    Li, Minming
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2013, 61 (14) : 3509 - 3520
  • [4] PDRAM: A Hybrid PRAM and DRAM Main Memory System
    Dhiman, Gaurav
    Ayoub, Raid
    Rosing, Tajana
    DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, : 664 - 669
  • [5] Sleep-Aware Variable Partitioning for Energy-Efficient Hybrid PRAM and DRAM Main Memory
    Fu, Chenchen
    Zhao, Mengying
    Xue, Chun Jason
    Orailoglu, Alex
    PROCEEDINGS OF THE 2014 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2014, : 75 - 80
  • [6] Adaptive Wear-Leveling Algorithm for PRAM Main Memory with a DRAM Buffer
    Park, Sung Kyu
    Maeng, Min Kyu
    Park, Ki-Woong
    Park, Kyu Ho
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2014, 13 (04)
  • [7] Power Management of Hybrid DRAM/PRAM-Based Main Memory
    Park, Hyunsun
    Yoo, Sungjoo
    Lee, Sunggu
    PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 59 - 64
  • [8] Multiobjective Evolution Algorithm Based PRAM/DRAM Hybrid Memory Allocation Optimization
    Wu, Yizhi
    Zhang, Guo
    Zhang, Youtao
    PROCEEDINGS OF THE 2013 ASIA-PACIFIC COMPUTATIONAL INTELLIGENCE AND INFORMATION TECHNOLOGY CONFERENCE, 2013, : 744 - 749
  • [9] Exploiting page write pattern for power management of hybrid DRAM/PRAM memory system
    School of Computer Science and Information Engineering, Zhejiang Gongshang University, Hangzhou
    310018, China
    不详
    310027, China
    J. Inf. Sci. Eng., 5 (1633-1646):
  • [10] Exploiting Page Write Pattern for Power Management of Hybrid DRAM/PRAM Memory System
    Zhang, Tiefei
    Xing, Jianguo
    Zhu, Jixiang
    Chen, Tianzhou
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2015, 31 (05) : 1633 - 1646