Low Complexity Concurrent Error Detection for Complex Multiplication

被引：11

作者：

Pontarelli, Salvatore ^{[1
]}

Reviriego, Pedro ^{[2
]}

Bleakley, Chris J. ^{[3
]}

Antonio Maestro, Juan ^{[2
]}

机构：

[1] Univ Roma Tor Vergata, I-00133 Rome, Italy

[2] Univ Antonio Nebrija, E-28040 Madrid, Spain

[3] Natl Univ Ireland Univ Coll Dublin, Dublin 4, Ireland

来源：

IEEE TRANSACTIONS ON COMPUTERS | 2013年 / 62卷 / 09期

关键词：

Complex multiplication; concurrent error detection; fault tolerance; DESIGN;

D O I：

10.1109/TC.2012.246

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper studies the problem of designing a low complexity Concurrent Error Detection (CED) circuit for the complex multiplication function commonly used in Digital Signal Processing circuits. Five novel CED architectures are proposed and their computational complexity, area, and delay evaluated in several circuit implementations. The most efficient architecture proposed reduces the number of gates required by up to 30 percent when compared with a conventional CED architecture based on Dual Modular Redundancy. Compared to a Residue Code CED scheme, the area of the proposed architectures is larger. However, for some of the proposed CEDs delay is significantly lower with reductions exceeding 30 percent in some configurations.

引用

收藏

页码：1899 / 1903

页数：5

相关论文

共 50 条

[21] SET-detection low complexity burst error correction codes for SRAM protection [J].

Liu, He ;

Li, Jiaqiang ;

Xiao, Liyi ;

Wang, Tianqi ;

Li, Jie .

INTEGRATION-THE VLSI JOURNAL, 2024, 98

[22] Low-Cost Concurrent Error Detection for Floating-Point Unit (FPU) Controllers [J].

Maniatakos, Michail ;

Kudva, Prabhakar ;

Fleischer, Bruce M. ;

Makris, Yiorgos .

IEEE TRANSACTIONS ON COMPUTERS, 2013, 62 (07) :1376-1388

[23] One-to-Many: Context-Oriented Code for Concurrent Error Detection [J].

Keren, Osnat .

JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2010, 26 (03) :337-353

[24] A NOVEL CONCURRENT ERROR DETECTION/ CORRECTION SCHEME FOR FFT [J].

Ma Jianfeng Wang XinmeiDept of Computer Science Xidian University Xian .

Journal of Electronics(China), 1997, (04) :380-382

[25] Recomputing with Permuted Operands: A Concurrent Error Detection Approach [J].

Guo, Xiaofei ;

Karri, Ramesh .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (10) :1595-1608

[26] CONCURRENT ERROR-DETECTION SCHEMES FOR THE MATCH FUNCTION [J].

KIM, N ;

AGARWAL, VK .

COMPUTING SYSTEMS, 1993, 8 (01) :52-56

[27] An Algorithm Based Concurrent Error Detection Scheme for AES [J].

Zhang, Chang N. ;

Yu, Qian ;

Liu, Xiao Wei .

CRYPTOLOGY AND NETWORK SECURITY, 2010, 6467 :31-42

[28] Error Indication Signal Collapsing for Implication-Based Concurrent Error Detection [J].

Wang, Chih-Hao ;

Ho, Chi-Hsuan ;

Hsieh, Tong-Yu .

2018 IEEE INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA 2018), 2018, :127-132

[29] Synthesis of circuits with low-cost concurrent error detection based on Bose-Lin codes [J].

Das, D ;

Touba, NA .

JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1999, 15 (1-2) :145-155

[30] Synthesis of Circuits with Low-Cost Concurrent Error Detection Based on Bose-Lin Codes [J].

Debaleena Das ;

Nur A. Touba .

Journal of Electronic Testing, 1999, 15 :145-155

← 1 2 3 4 5 →