共 50 条
[41]
Spurious tone free digital delta-sigma modulator design for DC inputs
[J].
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS,
2005,
:5601-5604
[42]
Spurious Tone Free Digital Delta-Sigma Modulator Design for DC Inputs
[J].
Borkowski, M. J. (maciej.borkowski@ee.oulu.fi),
Circuits and Systems Society, IEEE CASS; Science Council of Japan; The Inst. of Electronics, Inf. and Communication Engineers, IEICE; The Institute of Electrical and Electronics Engineers, Inc., IEEE (Institute of Electrical and Electronics Engineers Inc.)
[43]
Analysis of bandpass sigma-delta modulator architectures
[J].
ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS,
2002,
:311-314
[45]
Second order sigma-delta modulator realization
[J].
ICECS 96 - PROCEEDINGS OF THE THIRD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2,
1996,
:85-88
[47]
A second-order continuous-time delta-sigma modulator with double self noise coupling
[J].
Analog Integrated Circuits and Signal Processing,
2019, 99
:251-259
[49]
An impact of introducing multi-level signals to a bandpass cascaded delta-sigma modulator
[J].
ISMVL 2002: 32ND IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS,
2002,
:61-66