THE BRANCH-CUT METHOD AND ITS APPLICATION TO PARTIALLY DEPLETED SOI MOSFET SIMULATION FOR KINK EFFECT DEFINITION

被引:0
作者
Ho, Chi-Hon [1 ]
Pon, Jun-Yi [1 ]
Tsai, Yao-Tsung [1 ]
机构
[1] Natl Cent Univ, Dept Elect Engn, Jhongli 32001, Taiwan
关键词
branch-cut method; kink effect; floating body effect; partially covered oxide structure;
D O I
10.1080/02533839.2008.9671476
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In the partially depleted (PD) SOI NMOSFET device, the floating body effect emerges due to the accumulation of excess holes in the neutral Substrate region. The floating, body effect Will cause the Current curve of kink effect ill the saturation region. In this paper. we have discussed the kink effect in different Situations and the branch-cut method was used to separate the current component into two parts: (1) the parasitic BJT current, (2) the channel Current, respectively. Then we find three different cases to analyze: (1) the body effect, (2) the parasitic BJT effect, (3) the combination effect. Furthermore, the partially covered oxide Structure is used to Suppress the parasitic BJT Current without influencing the body effect. It can be proved that the kink effect has two different stages, the first kink effect and the second kink effect, respectively.
引用
收藏
页码:1219 / 1224
页数:6
相关论文
共 18 条
[1]   REDUCTION OF KINK EFFECT IN THIN-FILM SOI MOSFETS [J].
COLINGE, JP .
IEEE ELECTRON DEVICE LETTERS, 1988, 9 (02) :97-99
[2]  
COLINGE JP, 2004, SILICON ON INSULATOR, pCH5
[3]   IMPROVED SUBTHRESHOLD CHARACTERISTICS OF N-CHANNEL SOI TRANSISTORS [J].
DAVIS, JR ;
GLACCUM, AE ;
REESON, K ;
HEMMENT, PLF .
IEEE ELECTRON DEVICE LETTERS, 1986, 7 (10) :570-572
[4]   TWO-DIMENSIONAL NUMERICAL-ANALYSIS OF THE FLOATING REGION IN SOI MOSFETS [J].
EDWARDS, SP ;
YALLUP, KJ ;
DEMEYER, KM .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (07) :1012-1020
[5]   ANOMALOUS SUBTHRESHOLD CURRENT VOLTAGE CHARACTERISTICS OF N-CHANNEL SOI MOSFETS [J].
FOSSUM, JG ;
SUNDARESAN, R ;
MATLOUBIAN, M .
IEEE ELECTRON DEVICE LETTERS, 1987, 8 (11) :544-546
[6]  
HO CH, 2009, ACTA INT J MODELLING
[7]   ANALYSIS OF KINK CHARACTERISTICS IN SILICON-ON-INSULATOR MOSFETS USING 2-CARRIER MODELING [J].
KATO, K ;
WADA, T ;
TANIGUCHI, K .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (02) :458-462
[8]  
KUO JB, 2001, LOW VOLTAGE SOI CMOS, pCH2
[9]   SOI technology for the GHz era [J].
Shahidi, GG .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2002, 46 (2-3) :121-131
[10]  
SNOWDEN CM, 1986, INTRO SEMICONDUCTOR, pCH4