A Switched-Loop-Filter PLL with Fast Phase-Error Correction Technique

被引：0

作者：

Lee, Yongsun ^{[1
]}

Seong, Taeho ^{[1
]}

Yoo, Seyeon ^{[1
]}

Choi, Jaehyouk ^{[1
]}

机构：

[1] Ulsan Natl Inst Sci & Technol, Dept Elect Engn, 50 Unist Gil, Ulsan 44919, South Korea

来源：

2018 23RD ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC) | 2018年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A low-jitter, low-reference spur switched-loop-filter (SLF) PLL that uses a fast phase-error correction (FPEC) technique emulating the phase-realignment mechanism of an injection-locked clock multiplier (ILCM) is presented. Even for a high multiplication factor (i.e., 64), the proposed SLF PLL concurrently achieved ultra-low jitter and low reference spur. The prototype was fabricated in a 65-nm CMOS process. The RMS-jitter, the FOM, and the reference spur were measured as 378 fs, -242 dB, and -71 dBc, respectively.

引用

页码：307 / 308

页数：2

共 50 条

[41] A 12-Phase and 5-GHz PLL with a Subfeedback Loop Technique
Huang, Hong-Yi
Liu, Jen-Chieh
Tsai, Fu-Chien
Lee, Kun-Hua
Chen, Kun-Yuan
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2023, 42 (04) : 1873 - 1892
[42] A 12-Phase and 5-GHz PLL with a Subfeedback Loop Technique
Hong-Yi Huang
Jen-Chieh Liu
Fu-Chien Tsai
Kun-Hua Lee
Kun-Yuan Chen
Circuits, Systems, and Signal Processing, 2023, 42 : 1873 - 1892
[43] Linear Phase-Error Correction for Improved Water and Fat Separation in Dual-Echo Dixon Techniques
Ma, Jingfei
Slavens, Zachary
Sun, Wei
Bayram, Ersin
Estowski, Lloyd
Hwang, Ken-Pin
Akao, James
Vu, Anthony T.
MAGNETIC RESONANCE IN MEDICINE, 2008, 60 (05) : 1250 - 1255
[44] Use of a 900 phase shift detector and sampled-data loop filter in PLL
Park, J
Maloberti, F
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 400 - 403
[45] A 4-GHz All Digital Fractional-N PLL with Low-Power TDC and Big Phase-Error Compensation
Lee, Ja-Yol
Park, Mi-Jeong
Mhin, Byonghoon
Kim, Seong-Do
Park, Moon-Yang
Yu, Hyunku
2011 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2011,
[46] A Fast-Acquisition PLL using Split Half-Duty Sampled Feedforward Loop Filter
Shin, Woo-Yeol
Kim, Manho
Hong, Gi-Moon
Kim, Suhwan
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2010, 56 (03) : 1856 - 1859
[47] Fast-locking PLL based on a novel PFD-CP structure and reconfigurable loop filter
Abolhasani, Alireza
Mousazadeh, Morteza
Khoei, Abdollah
IET CIRCUITS DEVICES & SYSTEMS, 2020, 14 (08) : 1235 - 1242
[48] On-line musical beat tracking with phase-locked-loop (PLL) technique
Shiu, Yu
Kuo, C. -C. Jay
ICCE: 2007 DIGEST OF TECHNICAL PAPERS INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 2007, : 5 - +
[49] Biff (Bloom Filter) Codes: Fast Error Correction for Large Data Sets
Mitzenmacher, Michael
Varghese, George
2012 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY PROCEEDINGS (ISIT), 2012, : 483 - 487
[50] A 2-3 GHz Fast-Locking PLL Using Phase Error Compensator
Chang, Jia-Rong
Liu, Shen-Iuan
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (04) : 2026 - 2030

← 1 2 3 4 5 →