A Switched-Loop-Filter PLL with Fast Phase-Error Correction Technique

被引：0

作者：

Lee, Yongsun ^{[1
]}

Seong, Taeho ^{[1
]}

Yoo, Seyeon ^{[1
]}

Choi, Jaehyouk ^{[1
]}

机构：

[1] Ulsan Natl Inst Sci & Technol, Dept Elect Engn, 50 Unist Gil, Ulsan 44919, South Korea

来源：

2018 23RD ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC) | 2018年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A low-jitter, low-reference spur switched-loop-filter (SLF) PLL that uses a fast phase-error correction (FPEC) technique emulating the phase-realignment mechanism of an injection-locked clock multiplier (ILCM) is presented. Even for a high multiplication factor (i.e., 64), the proposed SLF PLL concurrently achieved ultra-low jitter and low reference spur. The prototype was fabricated in a 65-nm CMOS process. The RMS-jitter, the FOM, and the reference spur were measured as 378 fs, -242 dB, and -71 dBc, respectively.

引用

页码：307 / 308

页数：2

共 50 条

[31] Frequency presetting and phase error detection technique for fast-locking phase-locked loop
Kao, Shao-Ku
MICROELECTRONICS JOURNAL, 2014, 45 (04) : 375 - 381
[32] A fast settling frequency synthesizer with switched-bandwidth loop filter
Beiraghdar, Farhad
Ghobadi Rad, Alireza
Sheikhaei, Samad
Tohidian, Massoud
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2021, 49 (07) : 2021 - 2031
[33] A 250 MHZ EPR SPECTROMETER WITH RAPID PHASE-ERROR CORRECTION FOR IMAGING LARGE BIOLOGICAL SPECIMENS
STEVENS, AD
BRIVATI, JA
MEASUREMENT SCIENCE AND TECHNOLOGY, 1994, 5 (07) : 793 - 796
[34] A Fast Error Correction Technique for Matrix Multiplication Algorithms
Argyrides, C.
Lisboa, C. A. L.
Pradhan, D. K.
Carro, L.
2009 15TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, 2009, : 133 - +
[35] Synthesis of the Bandpass Filter with a Predetermined Phase Error for Generators with PLL for Piezoceramic Transducers
Movchanyuk, Andrey
Antypenko, Ruslan
Sushko, Iryna
Lashchevska, Nataliia
Shulha, Alina
15TH INTERNATIONAL CONFERENCE ON ADVANCED TRENDS IN RADIOELECTRONICS, TELECOMMUNICATIONS AND COMPUTER ENGINEERING (TCSET - 2020), 2020, : 222 - 225
[36] A High-Performance PLL With a Low-Power Active Switched-Capacitor Loop Filter
Song, Yu
Ignjatovic, Zeljko
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2011, 58 (09) : 555 - 559
[37] A fast design algorithm for elliptic-error and phase-error constrained LS 2-D FIR filters
Xiaoying Hong
Xiaoping Lai
Ruijie Zhao
Multidimensional Systems and Signal Processing, 2016, 27 : 477 - 491
[38] Chromatic dispersion and bandshape improvement of SOI flatband AWG multi/demultiplexers by phase-error correction
Thompson, MG
Brady, D
Roberts, SW
IEEE PHOTONICS TECHNOLOGY LETTERS, 2003, 15 (07) : 924 - 926
[39] A fast design algorithm for elliptic-error and phase-error constrained LS 2-D FIR filters
Hong, Xiaoying
Lai, Xiaoping
Zhao, Ruijie
MULTIDIMENSIONAL SYSTEMS AND SIGNAL PROCESSING, 2016, 27 (02) : 477 - 491
[40] A Novel Switched-Capacitor-Filter Based Low-Area and Fast-Locking PLL
Amourah, Mezyad
Whately, Morgan
2015 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2015,

← 1 2 3 4 5 →