A Switched-Loop-Filter PLL with Fast Phase-Error Correction Technique

被引：0

作者：

Lee, Yongsun ^{[1
]}

Seong, Taeho ^{[1
]}

Yoo, Seyeon ^{[1
]}

Choi, Jaehyouk ^{[1
]}

机构：

[1] Ulsan Natl Inst Sci & Technol, Dept Elect Engn, 50 Unist Gil, Ulsan 44919, South Korea

来源：

2018 23RD ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC) | 2018年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A low-jitter, low-reference spur switched-loop-filter (SLF) PLL that uses a fast phase-error correction (FPEC) technique emulating the phase-realignment mechanism of an injection-locked clock multiplier (ILCM) is presented. Even for a high multiplication factor (i.e., 64), the proposed SLF PLL concurrently achieved ultra-low jitter and low reference spur. The prototype was fabricated in a 65-nm CMOS process. The RMS-jitter, the FOM, and the reference spur were measured as 378 fs, -242 dB, and -71 dBc, respectively.

引用

页码：307 / 308

页数：2

共 50 条

[21] Low-Jitter Phase-Locked Loop With Ring Voltage Controlled Oscillator Using a Prompt Phase-Error Compensation Technique
Melikyan, Vazgen
Gevorgyan, Vazgen
2019 IEEE 39TH INTERNATIONAL CONFERENCE ON ELECTRONICS AND NANOTECHNOLOGY (ELNANO), 2019, : 102 - 105
[22] Fourth-order PLL loop filter design technique with invariant natural frequency and phase margin
Thompson, IV
Brennan, PV
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2005, 152 (02): : 103 - 108
[23] Phase-error correction in digital holography using single-shot data
Thurman, Samuel T.
JOURNAL OF THE OPTICAL SOCIETY OF AMERICA A-OPTICS IMAGE SCIENCE AND VISION, 2019, 36 (12) : D47 - D61
[24] A 4-GHz All Digital PLL With Low-Power TDC and Phase-Error Compensation
Lee, Ja-Yol
Park, Mi-Jeong
Min, Byung-Hun
Kim, Seongdo
Park, Mun-Yang
Yu, Hyun-Kyu
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (08) : 1706 - 1719
[25] Generic saturation-induced phase-error correction algorithm for phase-measuring profilometry
Wu, Zebo
Lv, Na
Tao, Wei
Zhao, Hui
MEASUREMENT SCIENCE AND TECHNOLOGY, 2023, 34 (09)
[26] Back-Gate Coupling Technique for Phase Error Correction in PLL-Based Quadrature VCOs
Jafari, Bahram
Mirabbasi, Shahriar
2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
[27] A-242dB FOM and-75dBc-Reference-Spur Ring-DCO-Based All-Digital PLL Using a Fast Phase-Error Correction Technique and a Low-Power Optimal-Threshold TDC
Seong, Taeho
Lee, Yongsun
Yoo, Seyeon
Choi, Jaehyouk
2018 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - (ISSCC), 2018, : 396 - +
[28] Phase Variable PLL Oscillator using Imperfect Integral Loop Filter
Yagi, Takafumi
Shiomi, Hidehisa
Okamura, Yasuyuki
2012 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC 2012), 2012, : 1229 - 1231
[29] OPTICAL SYNTHETIC-APERTURE RADAR PROCESSOR ARCHITECTURE WITH QUADRATIC PHASE-ERROR CORRECTION
DICKEY, FM
MASON, JJ
OPTICS LETTERS, 1990, 15 (20) : 1162 - 1164
[30] Correction of Phase-error for Phase-resolved k-clocked Optical Frequency Domain Imaging
Mo, Jianhua
Li, Jianan
de Boer, Johannes F.
OPTICAL COHERENCE TOMOGRAPHY AND COHERENCE DOMAIN OPTICAL METHODS IN BIOMEDICINE XVI, 2012, 8213

← 1 2 3 4 5 →