A Survey of Dual Data Cache Systems

被引：0

作者：

Sustran, Zivojin ^{[1
]}

Stojanovic, Sasa ^{[1
]}

Rakocevic, Goran ^{[2
]}

Milutinovic, V. M. ^{[1
]}

Valero, Mateo ^{[3
]}

机构：

[1] Univ Belgrade, Sch Elect Engn, Dept Comp Engn, Belgrade 11000, Serbia

[2] Serbian Acad Arts & Sci, Math Inst, Belgrade 11000, Serbia

[3] Univ Politecn Cataluna, Dept Arquitectura Comp, ES-08034 Barcelona, Spain

来源：

2012 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT) | 2012年

关键词：

D O I：

暂无

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

Dual data cache (DDC) systems have attracted considerable research effort in the past decade or so, with their Divide et Impera tactic. DDC systems divide data according to their access patterns and use different caching strategies on them. In the first part of this paper, one possible classification taxonomy, is proposed and described. The second part of this paper represents a survey of the existing solutions classified according to proposed criteria, presenting their organization, benefits, shortcomings, and intended use.

引用

页码：450 / 456

页数：7

共 50 条

[21] A small data cache for multimedia-oriented embedded systems
Kim, Cheong-Ghil
Park, Jung-Wook
Lee, Jung-Hoon
Kim, Shin-Dug
JOURNAL OF SYSTEMS ARCHITECTURE, 2008, 54 (1-2) : 161 - 176
[22] LERC: Coordinated Cache Management for Data-Parallel Systems
Yu, Yinghao
Wang, Wei
Zhang, Jun
Letaief, Khaled B.
GLOBECOM 2017 - 2017 IEEE GLOBAL COMMUNICATIONS CONFERENCE, 2017,
[23] Circuit design of a dual-versioning L1 data cache
Seyedi, Azam
Armejach, Adria
Cristal, Adrian
Unsal, Osman S.
Hur, Ibrahim
Valero, Mateo
INTEGRATION-THE VLSI JOURNAL, 2012, 45 (03) : 237 - 245
[24] SYSTEMS WITH 2 DUAL FAILURE MODES - A SURVEY
LESANOVSKY, A
MICROELECTRONICS RELIABILITY, 1993, 33 (10) : 1597 - 1626
[25] A Survey of Techniques for Cache Locking
Mittal, Sparsh
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2016, 21 (03)
[26] A small and effective data cache for real-time multitasking systems
Segarra, Juan
Rodrigues, Clemente
Gran, Ruben
Aparicio, Luis C.
Vinals, Victor
2012 IEEE 18TH REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS), 2012, : 45 - 54
[27] The split data cache in multiprocessor systems: An initial hit ratio analysis
Sahuquillo, J
Pont, A
PROCEEDINGS OF THE SEVENTH EUROMICRO WORKSHOP ON PARALLEL AND DISTRIBUTED PROCESSING, PDP'99, 1999, : 27 - 34
[28] Prefetch-aware fingerprint cache management for data deduplication systems
Li, Mei
Zhang, Hongjun
Wu, Yanjun
Zhao, Chen
FRONTIERS OF COMPUTER SCIENCE, 2019, 13 (03) : 500 - 515
[29] Data Re-allocation Enabled Cache Locking for Embedded Systems
Qiu, Keni
Zhao, Mengying
Fu, Chenchen
Xue, Chun Jason
2013 IFIP/IEEE 21ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2013, : 130 - 133
[30] Prefetch-aware fingerprint cache management for data deduplication systems
Mei Li
Hongjun Zhang
Yanjun Wu
Chen Zhao
Frontiers of Computer Science, 2019, 13 : 500 - 515

← 1 2 3 4 5 →