An Improvement to the Numerical Robustness of the Surface Potential Approximation for Double-Gate MOSFETs

被引:0
|
作者
Hariharan, Venkatnarayan [1 ]
Vasi, Juzer [1 ]
Rao, V. Ramgopal [1 ]
机构
[1] Indian Inst Technol, Dept Elect Engn, Ctr Nanoelect, Bombay 400076, Maharashtra, India
关键词
Approximation; charge; compact model; DGFET; MOSFETs; surface potential; CURRENT MODEL; DRAIN-CURRENT; DG MOSFET;
D O I
10.1109/TED.2008.2011721
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In developing the drain current model of a symmetric double-gate MOSFET, one encounters a transcendental equation relating the value of an intermediate variable beta to the gate and drain voltages. In this brief, we present an enhancement to an existing approximation for beta, which improves its numerical robustness. We also benchmark our suggested enhancement and show that our enhancement is as computationally efficient as the original approximation but is numerically much more robust, with an accuracy that is comparable to the original approximation.
引用
收藏
页码:529 / 532
页数:4
相关论文
共 50 条
  • [21] A continuous surface-potential solution from accumulation to inversion for intrinsic symmetric double-gate MOSFETs
    He, Jin
    Zhang, Lining
    Zheng, Rui
    Zhang, Jian
    Chan, Mansun
    MOLECULAR SIMULATION, 2009, 35 (06) : 448 - 455
  • [22] Explicit model for the gate tunneling current in double-gate MOSFETs
    Chaves, Ferney
    Jimenez, David
    Sune, Jordi
    SOLID-STATE ELECTRONICS, 2012, 68 : 93 - 97
  • [23] Unified Regional Surface Potential for Modeling Common-Gate Symmetric/Asymmetric Double-Gate MOSFETs with Any Body Doping
    See, Guan Huei
    Zhou, Xing
    Zhu, Guojun
    Zhu, Zhaomin
    Lin, Shihuan
    Wei, Chengqing
    Zhang, Junbin
    Srinivas, Ashwin
    NSTI NANOTECH 2008, VOL 3, TECHNICAL PROCEEDINGS: MICROSYSTEMS, PHOTONICS, SENSORS, FLUIDICS, MODELING, AND SIMULATION, 2008, : 770 - +
  • [24] Surface-Potential-Based Drain Current Model for Long-Channel Junctionless Double-Gate MOSFETs
    Chen, Zhuojun
    Xiao, Yongguang
    Tang, Minghua
    Xiong, Ying
    Huang, Jianqiang
    Li, Jiancheng
    Gu, Xiaochen
    Zhou, Yichun
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (12) : 3292 - 3298
  • [25] Numerical study of C-V characteristics of double-gate ultrathin SOI MOSFETs
    Watanabe, Hiroshi
    Uchida, Ken
    Kinoshita, Atsuhiro
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (01) : 52 - 58
  • [26] Numerical Electron Mobility Model of Nanoscale Symmetric, Asymmetric and Independent Double-Gate MOSFETs
    He, Jin
    Xu, Yiwen
    Chen, Lin
    Zhang, Lining
    Zhou, Xingye
    Ma, Chenyue
    Cao, Yu
    Ye, Yun
    Wang, Cheng
    Liang, Hailang
    Chan, Mansun
    JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE, 2013, 10 (04) : 763 - 771
  • [27] Vertical p-channel double-gate MOSFETs
    Moers, J
    Trellenkamp, S
    van der Hart, A
    Goryll, M
    Mantl, S
    Kordos, P
    Lüth, H
    ESSDERC 2003: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2003, : 143 - 146
  • [28] Drain current model for nanoscale double-gate MOSFETs
    Hariharan, Venkatnarayan
    Thakker, Rajesh
    Singh, Karmvir
    Sachid, Angada B.
    Patil, M. B.
    Vasi, Juzer
    Rao, V. Ramgopal
    SOLID-STATE ELECTRONICS, 2009, 53 (09) : 1001 - 1008
  • [29] A Model of the Gate Capacitance of Surrounding Gate Transistors: Comparison With Double-Gate MOSFETs
    Garcia Ruiz, Francisco J.
    Maria Tienda-Luna, Isabel
    Godoy, Andres
    Donetti, Luca
    Gamiz, Francisco
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (10) : 2477 - 2483
  • [30] Effect of gate engineering in double-gate MOSFETs for analog/RF applications
    Sarkar, Angsuman
    Das, Aloke Kumar
    De, Swapnadip
    Sarkar, Chandan Kumar
    MICROELECTRONICS JOURNAL, 2012, 43 (11) : 873 - 882