An Improvement to the Numerical Robustness of the Surface Potential Approximation for Double-Gate MOSFETs

被引:0
作者
Hariharan, Venkatnarayan [1 ]
Vasi, Juzer [1 ]
Rao, V. Ramgopal [1 ]
机构
[1] Indian Inst Technol, Dept Elect Engn, Ctr Nanoelect, Bombay 400076, Maharashtra, India
关键词
Approximation; charge; compact model; DGFET; MOSFETs; surface potential; CURRENT MODEL; DRAIN-CURRENT; DG MOSFET;
D O I
10.1109/TED.2008.2011721
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In developing the drain current model of a symmetric double-gate MOSFET, one encounters a transcendental equation relating the value of an intermediate variable beta to the gate and drain voltages. In this brief, we present an enhancement to an existing approximation for beta, which improves its numerical robustness. We also benchmark our suggested enhancement and show that our enhancement is as computationally efficient as the original approximation but is numerically much more robust, with an accuracy that is comparable to the original approximation.
引用
收藏
页码:529 / 532
页数:4
相关论文
共 17 条
[1]   On the Lambert W function [J].
Corless, RM ;
Gonnet, GH ;
Hare, DEG ;
Jeffrey, DJ ;
Knuth, DE .
ADVANCES IN COMPUTATIONAL MATHEMATICS, 1996, 5 (04) :329-359
[2]   BSIM-MG: A versatile multi-gate FET model for mixed-signal design [J].
Dunga, Mohan V. ;
Lin, Chung-Hsun ;
Lu, Darsen D. ;
Xiong, Weize ;
Cleavelin, C. R. ;
Patruno, P. ;
Hwang, Jiunn-Ren ;
Yang, Fu-Liang ;
Niknejad, Ali M. ;
Hul, Chenming .
2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2007, :60-+
[3]   Modeling advanced FET technology in a compact model [J].
Dunga, Mohan V. ;
Lin, Chung-Hsun ;
Xi, Xuemei ;
Lu, Darsen D. ;
Niknejad, Ali M. ;
Hu, Chenming .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (09) :1971-1978
[4]  
He J, 2007, IEEE T ELECTRON DEV, V54, P1203, DOI 10.1109/IED.2007.893812
[5]  
Jin H, 2004, ISQED 2004: 5TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P45
[6]   An analytic potential model for symmetric and asymmetric DG MOSFETs [J].
Lu, HX ;
Taur, Y .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (05) :1161-1168
[7]  
Morris H, 2006, P UNIV GOVT IND MICR, P119
[8]   Rigorous analytic solution for the drain current of undoped symmetric dual-gate MOSFETs [J].
Ortiz-Conde, A ;
Sánchez, FJG ;
Muci, J .
SOLID-STATE ELECTRONICS, 2005, 49 (04) :640-647
[9]   A physical compact model of DG MOSFET for mixed-signal circuit applications - Part I: Model description [J].
Pei, G ;
Ni, WP ;
Kammula, AV ;
Minch, BA ;
Kan, ECC .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (10) :2135-2143
[10]   QCDINS 2.0 - A Monte Carlo generator for instanton-induced processes in deep-inelastic scattering [J].
Ringwald, A ;
Schrempp, F .
COMPUTER PHYSICS COMMUNICATIONS, 2000, 132 (03) :267-305