Analysis and Design of an Audio Continuous-Time 1-X FIR-MASH Delta-Sigma Modulator

被引:26
作者
Billa, Sujith [1 ]
Dixit, Suhas [1 ]
Pavan, Shanthi [1 ]
机构
[1] IIT Madras, Dept Elect Engn, Chennai 600036, Tamil Nadu, India
关键词
Finite impulse-response (FIR) filter; high-resolution; MASH; noise canceling; noise-shaping; oversampling; ADC;
D O I
10.1109/JSSC.2020.2992891
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We combine a first-order single-bit CT Delta Sigma M employing finite impulse-response (FIR) feedback with a 1-bit second-order Delta Sigma back end to achieve a modulator with maximum stable amplitude (MSA) that is close to full scale, and a third-order overall noise transfer function (NTF). FIR feedback is used in the input stage to reduce clock-jitter sensitivity, improve linearity, and reduce chopping artifacts. We show that in a MASH ADC, FIR feedback has the additional benefit of filtering the error waveform of the first stage that is fed into the second stage. We apply the principle to an audio continuous-time delta-sigma modulator. A prototype chip, fabricated in 180-nm CMOS to demonstrate the principle, achieves 100.9-dB SNDR in a 24-kHz bandwidth and dissipates 265 mu W. The resulting Schreier figure of merit is 180.5 dB.
引用
收藏
页码:2649 / 2659
页数:11
相关论文
共 20 条
[1]  
Ahmed I, 2015, SYMP VLSI CIRCUITS
[2]   Analysis and Design of Continuous-Time Delta-Sigma Converters Incorporating Chopping [J].
Billa, Sujith ;
Sukumaran, Amrith ;
Pavan, Shanthi .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (09) :2350-2361
[3]  
Billa S, 2016, ISSCC DIG TECH PAP I, V59, P276, DOI 10.1109/ISSCC.2016.7418014
[4]   A 106 dB A-Weighted DR Low-Power Continuous-Time ΣΔ Modulator for MEMS Microphones [J].
De Berti, Claudio ;
Malcovati, Piero ;
Crespi, Lorenzo ;
Baschirotto, Andrea .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (07) :1607-1618
[5]   A 72 dB-DR 465 MHz-BW Continuous-Time 1-2 MASH ADC in 28 nm CMOS [J].
Dong, Yunzhi ;
Zhao, Jialin ;
Yang, Wenhua ;
Caldwell, Trevor ;
Shibata, Hajime ;
Li, Zhao ;
Schreier, Richard ;
Meng, Qingdong ;
Silva, Jose B. ;
Paterson, Donald ;
Gealow, Jeffrey C. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (12) :2917-2927
[6]  
Gönen B, 2019, SYMP VLSI CIRCUITS, pC224, DOI 10.23919/VLSIC.2019.8778021
[7]  
Gönen B, 2016, ISSCC DIG TECH PAP I, V59, P282
[8]   Analysis and Design of Low-Power Continuous-Time Delta-Sigma Modulator Using Negative-R Assisted Integrator [J].
Jang, MoonHyung ;
Lee, Changuk ;
Chae, Youngcheol .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (01) :277-287
[9]   A 1 V 103 dB 3rd-Order Audio Continuous-Time Δ Σ ADC With Enhanced Noise Shaping in 65 nm CMOS [J].
Leow, Yoon Hwee ;
Tang, Howard ;
Sun, Zhuo Chao ;
Siek, Liter .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (11) :2625-2638
[10]   A Continuous-Time MASH 1-1-1 Delta-Sigma Modulator With FIR DAC and Encoder-Embedded Loop-Unrolling Quantizer in 40-nm CMOS [J].
Liu, Qiyuan ;
Edward, Alexander ;
Zhou, Dadian ;
Silva-Martinez, Jose .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (04) :756-767