An Analytical Study of Power Delivery Systems for Many-Core Processors Using On-Chip and Off-Chip Voltage Regulators

被引:18
|
作者
Wang, Xuan [1 ]
Xu, Jiang [1 ]
Wang, Zhe [1 ]
Chen, Kevin J. [1 ]
Wu, Xiaowen [1 ]
Wang, Zhehui [1 ]
Yang, Peng [1 ]
Duong, Luan H. K. [1 ]
机构
[1] Hong Kong Univ Sci & Technol, Hong Kong, Hong Kong, Peoples R China
关键词
Analytical modeling; on-chip voltage regulator; optimization; power delivery system; DC-DC CONVERTER; BUCK CONVERTER; OPTIMAL-DESIGN;
D O I
10.1109/TCAD.2015.2413400
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Design of power delivery system has great influence on the power management in many-core processor systems. Moving voltage regulators from off-chip to on-chip gains more and more interest in the power delivery system design, because it is able to provide fine-grained dynamic voltage scaling. Previous works are proposed to implement power efficient on-chip voltage regulators. It is important to analyze the characteristics of the entire power delivery system to explore the trade-off between the promising properties and costs of employing on-chip voltage regulators, especially the on-chip buck converters. In this paper, we present a novel analysis and design optimization platform of power delivery system called power supply on-chip (PowerSoC). It employs an analytical model to provide an accurate and fast evaluation of important characteristics, e.g., power efficiency, output stability, and dynamic voltage scaling, for the entire power delivery system consisting of on-chip/off-chip buck converters and power delivery network. Based on our model, geometric programming is utilized to find the optimal design for different power delivery systems and explore the tradeoff of using on-chip converters. Compared with SPICE simulations, our model achieves a simulation time reduction of six to seven orders of magnitude within 5% model error for the characteristic evaluation of different power delivery systems. By using PowerSoC, various architectures of power delivery systems are optimized for power efficiency under constraints of output stability, area, etc. Simulation results show that the hybrid architecture, consisting of both on-chip and off-chip converters, achieves 1.0% power efficiency improvement and 66.4% area reduction of converters, compared to the conventional design. We conclude the hybrid architecture has potential for efficient dynamic voltage scaling, small area, and the adaptability of the change of power delivery network parasitic, but careful account for the overhead of on-chip converters is needed.
引用
收藏
页码:1401 / 1414
页数:14
相关论文
共 8 条
  • [1] Alleviate Chip Pin Constraint for Multicore Processor by On/Off-Chip Power Delivery System Codesign
    Wang, Xuan
    Xu, Jiang
    Wang, Zhe
    Li, Haoran
    Wang, Zhehui
    Yang, Peng
    Duong, Luan H. K.
    Maeda, Rafael K. V.
    Wang, Zhifei
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2017, 13 (02)
  • [2] Realizing Complexity-Effective On-Chip Power Delivery for Many-Core Platforms by Exploiting Optimized Mapping
    Tavana, Mohammad Khavan
    Pathak, Divya
    Hajkazemi, Mohammad Hossein
    Malik, Maria
    Savidis, Ioannis
    Homayoun, Houman
    2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2015, : 581 - 588
  • [3] Power Aware Placement of On-Chip Voltage Regulators
    Bairamkulov, Rassul
    Friedman, Eby G.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (02) : 654 - 666
  • [4] Stability of On-Chip Power Delivery Systems With Multiple Low-Dropout Regulators
    Ciprut, Albert
    Friedman, Eby G.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (08) : 1779 - 1789
  • [5] Energy-Efficient Power Delivery System Paradigms for Many-Core Processors
    Li, Haoran
    Wang, Xuan
    Xu, Jiang
    Wang, Zhe
    Maeda, Rafael K. V.
    Wang, Zhehui
    Yang, Peng
    Duong, Luan H. K.
    Wang, Zhifei
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (03) : 449 - 462
  • [6] Energy efficient adaptive clustering of on-chip power delivery systems
    Vaisband, Inna
    Friedman, Eby G.
    INTEGRATION-THE VLSI JOURNAL, 2015, 48 : 1 - 9
  • [7] A 10 W On-Chip Switched Capacitor Voltage Regulator With Feedforward Regulation Capability for Granular Microprocessor Power Delivery
    Andersen, Toke M.
    Krismer, Florian
    Kolar, Johann W.
    Toifl, Thomas
    Menolfi, Christian
    Kull, Lukas
    Morf, Thomas
    Kossel, Marcel
    Braendli, Matthias
    Francese, Pier Andrea
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2017, 32 (01) : 378 - 393
  • [8] On-Chip Single-Inductor Dual-Output DC-DC Boost Converter Having Off-Chip Power Transistor Drive and Micro-Computer Controlled MPPT Modes
    Nakase, Yasunobu
    Ido, Yasuhiro
    Oishi, Tsukasa
    Shimizu, Toru
    IEICE TRANSACTIONS ON ELECTRONICS, 2013, E96C (11): : 1420 - 1427