A Low Overhead Leakage Test Structure for TSVs of 3D ICs

被引：0

作者：

Pei, Songwei ^{[1
]}

Geng, Ye ^{[1
]}

Jin, Yu ^{[1
]}

机构：

[1] Beijing Univ Chem Technol, Coll Informat & Technol, Beijing, Peoples R China

来源：

2016 2ND INTERNATIONAL CONFERENCE ON INDUSTRIAL INFORMATICS - COMPUTING TECHNOLOGY, INTELLIGENT TECHNOLOGY, INDUSTRIAL INFORMATION INTEGRATION (ICIICII) | 2016年

基金：

中国国家自然科学基金;

关键词：

TSV leakage test; programmable delay generator; 3D ICs;

D O I：

10.1109/ICIICII.2016.76

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

The through silicon via (TSV) leakage defect is one of the dominant factors that influence the yield of 3D integrated circuits (ICs). Most existing leakage test methods suffer from the narrow test range and high hardware cost. In this work, the programmable interval generator is designed for leakage test, which is revised based on LCCG. By simplification, the hardware cost of the programmable interval generator is reduced. Experimental results are presented to verify the effectiveness of the scheme.

引用

页码：166 / 169

页数：4

共 50 条

[1] Recovery of Faulty TSVs in 3D ICs
Roy, Surajit Kumar
Roy, Kaustav
Giri, Chandan
Rahaman, Hafizur
PROCEEDINGS OF THE SIXTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2015), 2015, : 528 - 531
[2] Modeling of Coupled TSVs in 3D ICs
Engin, A. Ege
Raghavan, Srinidhi N.
2012 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2012, : 7 - 11
[3] Fault Detection and Redundancy Design for TSVs in 3D ICs
Hu, Sai
Wang, Qin
Guo, Zheng
Xie, Jing
Mao, Zhigang
PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
[4] TSVs in Early Layout Design Exploration for 3D ICs
Ahmed, Mohammad A.
Chrzanowska-Jeske, M.
2014 IEEE 5TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2014,
[5] THERMAL ANALYSIS OF 3D ICS WITH TSVS PLACEMENT OPTIMIZATION
Ren, Zongqing
Alqahtani, Ayed
Bagherzadeh, Nader
Lee, Jaeho
PROCEEDINGS OF THE ASME INTERNATIONAL TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC MICROSYSTEMS, 2019, 2020,
[6] A Built-In Self-Test Scheme for the Post-Bond Test of TSVs in 3D ICs
Huang, Yu-Jen
Li, Jin-Fu
Chen, Ji-Jan
Kwai, Ding-Ming
Chou, Yung-Fa
Wu, Cheng-Wen
2011 IEEE 29TH VLSI TEST SYMPOSIUM (VTS), 2011, : 20 - 25
[7] A Built-In Method for Measuring the Delay of TSVs in 3D ICs
Wu, Han-Yu
Chen, Yong-Xiao
Li, Jin-Fu
2016 21TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2016,
[8] Pre-Bond Probing of TSVs in 3D Stacked ICs
Noia, Brandon
Chakrabarty, Krishnendu
2011 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2011,
[9] System-Level Analysis of 3D ICs with Thermal TSVs
Alqahtani, Ayed
Ren, Zongqing
Lee, Jaeho
Bagherzadeh, Nader
ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2018, 14 (03)
[10] Oscillation Ring Testing Methodology of TSVs in 3D Stacked ICs
Harb, Shadi M. S.
Eisenstadt, William
2016 2ND IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS), 2016,

← 1 2 3 4 5 →