Integrated Energy Control for Hard Real-time Networks-on-Chip

被引:2
|
作者
Kadeed, Thawra [1 ]
Tobuschat, Sebastian [1 ]
Ernst, Rolf [1 ]
机构
[1] TU Braunschweig, IDA, Braunschweig, Germany
来源
2019 IEEE 40TH REAL-TIME SYSTEMS SYMPOSIUM (RTSS 2019) | 2019年
关键词
Networks-on-Chip; Hard real-time systems; Dynamic energy management; Safe power gating; Safe clock gating; Safe DVFS; NOC; VOLTAGE;
D O I
10.1109/RTSS46320.2019.00012
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
While Networks-on-Chip (NoCs) are the prevalent solution to provide a scalable interconnect for the complex multiprocessing architectures, their associated energy consumptions have immensely increased. Specifically, hard real-time Networks-on-chip must manifest limited energy consumption as reliability issues in such a shared resource jeopardize the whole system safety. In this paper, we propose a safe and efficient approach that allows global and online energy management under temporal guarantees, i.e., all deadlines of critical functions are met. The approach introduces a control-layer to save energy on the NoC data layer through multiple Power-Aware Network Controllers (PANCs). We explore through PANCs the potential efficiency of integrating multiple energy-savings schemes in the face of the diversity of energy dissipation sources. To safely apply the PANCs in hard real-time systems while meeting the deadlines, a formal worst-case timing analysis of the additional latency induced by the control layer is provided. Experimental results demonstrate the diversity of NoC energy-savings under different combinations of energy-savings schemes. Also, the scalability of the approach is provided, inducing small area overhead.
引用
收藏
页码:4 / 16
页数:13
相关论文
共 50 条
  • [21] Energy Efficient Run-Time Incremental Mapping for 3-D Networks-on-Chip
    Wang, Xiao-Hang
    Liu, Peng
    Yang, Mei
    Palesi, Maurizio
    Jiang, Ying-Tao
    Huang, Michael C.
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2013, 28 (01) : 54 - 71
  • [22] Energy Efficient Run-Time Incremental Mapping for 3-D Networks-on-Chip
    Xiao-Hang Wang
    Peng Liu
    Mei Yang
    Maurizio Palesi
    Ying-Tao Jiang
    Michael C Huang
    Journal of Computer Science and Technology, 2013, 28 : 54 - 71
  • [23] Mobile Networks-on-Chip Mapping Algorithms for Optimization of Latency and Energy Consumption
    Kumar, Arvind
    Sehgal, Vivek Kumar
    Dhiman, Gaurav
    Vimal, S.
    Sharma, Ashutosh
    Park, Sangoh
    MOBILE NETWORKS & APPLICATIONS, 2022, 27 (02) : 637 - 651
  • [24] Simulation environment for link energy estimation in networks-on-chip with virtual channels
    Joseph, Jan Moritz
    Bamberg, Lennart
    Hajjar, Imad
    Schmidt, Robert
    Pionteck, Thilo
    Garcia-Ortiz, Alberto
    INTEGRATION-THE VLSI JOURNAL, 2019, 68 : 147 - 156
  • [25] DYNAMIC SCHEDULING OF HARD REAL-TIME TASKS AND REAL-TIME THREADS
    SCHWAN, K
    ZHOU, HY
    IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 1992, 18 (08) : 736 - 748
  • [26] A Runtime Optimization Selection Framework to Realize Energy Efficient Networks-on-Chip
    He, Yuan
    Kondo, Masaaki
    Nakada, Takashi
    Sasaki, Hiroshi
    Miwa, Shinobu
    Nakamura, Hiroshi
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2016, E99D (12): : 2881 - 2890
  • [27] Mobile Networks-on-Chip Mapping Algorithms for Optimization of Latency and Energy Consumption
    Arvind Kumar
    Vivek Kumar Sehgal
    Gaurav Dhiman
    S. Vimal
    Ashutosh Sharma
    Sangoh Park
    Mobile Networks and Applications, 2022, 27 : 637 - 651
  • [28] State observer controller design for packets flow control in networks-on-chip
    Vivek Kumar Sehgal
    Durg Singh Chauhan
    The Journal of Supercomputing, 2010, 54 : 298 - 329
  • [29] State observer controller design for packets flow control in networks-on-chip
    Sehgal, Vivek Kumar
    Chauhan, Durg Singh
    JOURNAL OF SUPERCOMPUTING, 2010, 54 (03) : 298 - 329
  • [30] Analysis and optimization of prediction-based flow control in networks-on-chip
    Ogras, Umit Y.
    Marculescu, Radu
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2008, 13 (01)