Integrated Energy Control for Hard Real-time Networks-on-Chip

被引:2
|
作者
Kadeed, Thawra [1 ]
Tobuschat, Sebastian [1 ]
Ernst, Rolf [1 ]
机构
[1] TU Braunschweig, IDA, Braunschweig, Germany
来源
2019 IEEE 40TH REAL-TIME SYSTEMS SYMPOSIUM (RTSS 2019) | 2019年
关键词
Networks-on-Chip; Hard real-time systems; Dynamic energy management; Safe power gating; Safe clock gating; Safe DVFS; NOC; VOLTAGE;
D O I
10.1109/RTSS46320.2019.00012
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
While Networks-on-Chip (NoCs) are the prevalent solution to provide a scalable interconnect for the complex multiprocessing architectures, their associated energy consumptions have immensely increased. Specifically, hard real-time Networks-on-chip must manifest limited energy consumption as reliability issues in such a shared resource jeopardize the whole system safety. In this paper, we propose a safe and efficient approach that allows global and online energy management under temporal guarantees, i.e., all deadlines of critical functions are met. The approach introduces a control-layer to save energy on the NoC data layer through multiple Power-Aware Network Controllers (PANCs). We explore through PANCs the potential efficiency of integrating multiple energy-savings schemes in the face of the diversity of energy dissipation sources. To safely apply the PANCs in hard real-time systems while meeting the deadlines, a formal worst-case timing analysis of the additional latency induced by the control layer is provided. Experimental results demonstrate the diversity of NoC energy-savings under different combinations of energy-savings schemes. Also, the scalability of the approach is provided, inducing small area overhead.
引用
收藏
页码:4 / 16
页数:13
相关论文
共 50 条
  • [1] Safe and efficient power management of hard real-time networks-on-chip
    Kadeed, Thawra
    Tobuschat, Sebastian
    Kostrzewa, Adam
    Ernst, Rolf
    INTEGRATION-THE VLSI JOURNAL, 2019, 65 : 1 - 17
  • [2] The implications of real-time behavior in networks-on-chip architectures
    Corrêa, ED
    Basso, EW
    Wilke, GR
    Wagner, FR
    Carro, L
    DESIGN METHODS AND APPLICATIONS FOR DISTRIBUTED EMBEDDED SYSTEMS, 2004, 150 : 307 - 316
  • [3] Real-Time Guarantees in Routerless Networks-on-Chip
    Indrusiak, Leandro Soares
    Burns, Alan
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2023, 22 (05)
  • [4] Simultaneous Multi-Objective Optimisation for Low-Power Real-Time Networks-On-Chip
    Sayuti, M. Norazizi Sham Mohd
    2018 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND SYSTEM ENGINEERING (ICEESE), 2018, : 23 - 28
  • [5] Side-channel protected MPSoC through secure real-time networks-on-chip
    Indrusiak, Leandro Soares
    Harbin, James
    Reinbrecht, Cezar
    Sepulveda, Johanna
    MICROPROCESSORS AND MICROSYSTEMS, 2019, 68 : 34 - 46
  • [6] Integrated concurrency control protocol for hard real-time database systems
    Lam, KW
    Hung, SL
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1997, 144 (04): : 214 - 218
  • [7] Automated Synthesis of Custom Networks-on-Chip for Real World Applications
    Gangwar, Anup
    Agarwal, Nitin Kumar
    Sreedharan, Ravishankar
    Prasad, Ambica
    Gade, Sri Harsha
    Xu, Zheng
    2020 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED-DESIGN (ICCAD), 2020,
  • [8] Networks On Chip Design for Real-Time Systems
    Mahdoum, A.
    2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2014, : 165 - 170
  • [9] Optimizing FPGA-based hard networks-on-chip by minimizing and sharing resources
    Attia, Sameh
    Fahmy, Hossam A. H.
    Ismail, Yehea
    Mostafa, Hassan
    INTEGRATION-THE VLSI JOURNAL, 2018, 63 : 138 - 147
  • [10] Energy Aware Networks-on-Chip Cortex Inspired Communication
    Moreac, Erwan
    Laurent, Johann
    Bomel, Pierre
    Rossi, Andre
    Boutillon, Emmanuel
    Palesi, Maurizio
    2017 27TH INTERNATIONAL SYMPOSIUM ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2017,