Exploiting behavioral information in gate-level ATPG

被引:0
|
作者
Chiusano, S [1 ]
Corno, F [1 ]
Prinetto, P [1 ]
机构
[1] Politecn Torino, Dipartimento Automat & Informat, Turin, Italy
关键词
high level synthesis; high level test; software testing; genetic algorithms; simulated annealing;
D O I
10.1023/A:1008322011010
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper aims at broadening the scope of hierarchical ATPG to the behavioral-level. The main problem is identified, namely the mismatch of timing models between the behavioral- and gate-levels. As a main contribution of this paper, a theoretical analysis of this problem led to the definition of a novel concept, that of dominated patterns, that captures the needed link between the levels. Some metrics are defined, taken from the software realm, that allow generation of test patterns at the behavioral-level. To validate the concept correctness, different ATPG systems are presented, and experimental results show an improvement in the test quality, thanks to the exploitation of behavioral-level information.
引用
收藏
页码:141 / 148
页数:8
相关论文
共 50 条
  • [31] Gate-Level Circuit Reliability Analysis: A Survey
    Xiao, Ran
    Chen, Chunhong
    VLSI DESIGN, 2014,
  • [32] A technique for identifying RTL and gate-level correspondences
    Ravi, S
    Ghosh, I
    Boppana, V
    Jha, NK
    2000 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2000, : 591 - 594
  • [33] Library compatible Ceff for gate-level timing
    Sheehan, BN
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 826 - 830
  • [34] A Gate-Level Approach To Compiling For Quantum Computers
    Dietz, Henry G.
    2018 NINTH INTERNATIONAL GREEN AND SUSTAINABLE COMPUTING CONFERENCE (IGSC), 2018,
  • [35] BLOX ELIMINATES GATE-LEVEL DESIGN FOR FPGAS
    TUCK, B
    COMPUTER DESIGN, 1991, 30 (14): : 136 - 136
  • [36] Delay-insensitive gate-level pipelining
    Smith, SC
    DeMara, RF
    Yuan, JS
    Hagedorn, M
    Ferguson, D
    INTEGRATION-THE VLSI JOURNAL, 2001, 30 (02) : 103 - 131
  • [37] A gate-level timing model for SOI circuits
    Shahriari, M
    Naim, FN
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 795 - 798
  • [38] Improving Gate-Level Simulation of Quantum Circuits
    George F. Viamontes
    Igor L. Markov
    John P. Hayes
    Quantum Information Processing, 2003, 2 : 347 - 380
  • [39] Formal Verification of Gate-Level Computer Systems
    Hillebrand, Mark
    Tverdyshev, Sergey
    COMPUTER SCIENCE - THEORY AND APPLICATIONS, 2009, 5675 : 322 - +
  • [40] A logic obfuscation attack method based on gate-level information flow tracing techniques
    Liu L.
    Zhu J.
    Zhang Z.
    Shen L.
    Sun Y.
    Mu D.
    Xibei Gongye Daxue Xuebao/Journal of Northwestern Polytechnical University, 2024, 42 (01): : 78 - 83