共 50 条
- [32] A technique for identifying RTL and gate-level correspondences 2000 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2000, : 591 - 594
- [33] Library compatible Ceff for gate-level timing DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 826 - 830
- [34] A Gate-Level Approach To Compiling For Quantum Computers 2018 NINTH INTERNATIONAL GREEN AND SUSTAINABLE COMPUTING CONFERENCE (IGSC), 2018,
- [37] A gate-level timing model for SOI circuits ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 795 - 798
- [38] Improving Gate-Level Simulation of Quantum Circuits Quantum Information Processing, 2003, 2 : 347 - 380
- [39] Formal Verification of Gate-Level Computer Systems COMPUTER SCIENCE - THEORY AND APPLICATIONS, 2009, 5675 : 322 - +
- [40] A logic obfuscation attack method based on gate-level information flow tracing techniques Xibei Gongye Daxue Xuebao/Journal of Northwestern Polytechnical University, 2024, 42 (01): : 78 - 83