Exploiting behavioral information in gate-level ATPG

被引:0
|
作者
Chiusano, S [1 ]
Corno, F [1 ]
Prinetto, P [1 ]
机构
[1] Politecn Torino, Dipartimento Automat & Informat, Turin, Italy
关键词
high level synthesis; high level test; software testing; genetic algorithms; simulated annealing;
D O I
10.1023/A:1008322011010
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper aims at broadening the scope of hierarchical ATPG to the behavioral-level. The main problem is identified, namely the mismatch of timing models between the behavioral- and gate-levels. As a main contribution of this paper, a theoretical analysis of this problem led to the definition of a novel concept, that of dominated patterns, that captures the needed link between the levels. Some metrics are defined, taken from the software realm, that allow generation of test patterns at the behavioral-level. To validate the concept correctness, different ATPG systems are presented, and experimental results show an improvement in the test quality, thanks to the exploitation of behavioral-level information.
引用
收藏
页码:141 / 148
页数:8
相关论文
共 50 条
  • [1] Exploiting behavioral information in gate-level ATPG
    Chiusano, Silvia
    Corno, Fulvio
    Prinetto, Paolo
    Journal of Electronic Testing: Theory and Applications (JETTA), 1999, 14 (01): : 141 - 148
  • [2] Exploiting Behavioral Information in Gate-Level ATPG
    Silvia Chiusano
    Fulvio Corno
    Paolo Prinetto
    Journal of Electronic Testing, 1999, 14 : 141 - 148
  • [3] Improving gate-level ATPG by traversing concurrent EFSMs
    Di Guglielmo, Giuseppe
    Fummi, Franco
    Marconcini, Cristina
    Pravadelli, Graziano
    24TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2006, : 172 - +
  • [4] Improving ATPG gate-level fault coverage by using test vectors generated from behavioral HDL descriptions
    Krug, Margrit Reni
    Lubaszewski, Marcelo Soares
    Moraes, Marcelo de Souza
    IFIP VLSI-SOC 2006: IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION & SYSTEM-ON-CHIP, 2006, : 314 - +
  • [5] Guided Gate-level ATPG for Sequential Circuits using a High-level Test Generation Approach
    Alizadeh, Bijan
    Fujita, Masahiro
    2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 420 - 425
  • [6] Gate-Level Information Flow Tracking for Security Lattices
    Hu, Wei
    Mu, Dejun
    Oberg, Jason
    Mao, Baolei
    Tiwari, Mohit
    Sherwood, Timothy
    Kastner, Ryan
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2014, 20 (01) : 1 - 25
  • [7] GATE-LEVEL SIMULATION
    DABREU, MA
    IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (06): : 63 - 71
  • [8] Modular test generation and concurrent transparency-based test translation using gate-level ATPG
    Makris, Y
    Orailoglu, A
    Vishakantaiah, P
    PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 75 - 78
  • [9] GATE-LEVEL INFORMATION-FLOW TRACKING FOR SECURE ARCHITECTURES
    Tiwari, Mohit
    Li, Xun
    Wassel, Hassan M. G.
    Mazloom, Bita
    Mysore, Shashidhar
    Chong, Frederic T.
    Sherwood, Timothy
    IEEE MICRO, 2010, 30 (01) : 92 - 100
  • [10] GATE-LEVEL SIMULATION.
    d'Abreu, Manuel A.
    1600, (02):