Fan-Out RDL-first Panel-Level Packaging for Heterogeneous Integration

被引:2
|
作者
Lau, John H. [1 ]
Ko, Cheng-Ta [1 ]
Yang, Kai-Ming [1 ]
Peng, Chia-Yu [1 ]
Xia, Tim [1 ]
Lin, Puru Bruce [1 ]
Chen, J. J. [1 ]
Huang, Po-Chun [1 ]
Liu, Hsing Ning [1 ]
Tseng, Tzvy-Jang [1 ]
机构
[1] Unimicron Technol Corp, 179 Shanying Rd, Taoyuan 33341, Taiwan
关键词
TECHNOLOGY;
D O I
10.1109/ECTC32862.2020.00062
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this study, the fan-out chip-last panel-level packaging for heterogeneous integrations is investigated. Emphasis is placed on the design, materials, process, fabrication, and reliability of a heterogeneous integration of one large chip (10mm x 10mm) and two small chips (7mm x 5mm) by a fan-out method with a redistribution-layer (RDL)-first substrate fabricated on a 515mm x 510mm panel. Reliability assessments such as the thermal cycling of the heterogeneous integration of the 3-chip package printed circuit board (PCB) assembly are performed by a nonlinear temperature- and time-dependent finite element simulation.
引用
收藏
页码:339 / 347
页数:9
相关论文
共 50 条
  • [1] Panel-Level Fan-Out RDL-First Packaging for Heterogeneous Integration
    Lau, John H.
    Ko, Cheng-Ta
    Yang, Kai-Ming
    Peng, Chia-Yu
    Xia, Tim
    Lin, Puru Bruce
    Chen, J. J.
    Huang, Patrick Po-Chun
    Liu, Hsing-Ning
    Tseng, Tzyy-Jang
    Lin, Eagle
    Chang, Leo
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2020, 10 (07): : 1125 - 1137
  • [2] Fan-Out (RDL-First) Panel-Level Hybrid Substrate for Heterogeneous Integration
    Lau, John H.
    Chen, Gary Chang-Fu
    Huang, Jones Yu-Cheng
    Chou, Ricky Tsun-Sheng
    Yang, Channing Cheng-Lin
    Liu, Hsing-Ning
    Tseng, Tzvy-Jang
    IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 148 - 156
  • [3] An RDL-First Fan-Out Panel-Level Package for Heterogeneous Integration Applications
    Lin, Yu-Min
    Wu, Sheng-Tsai
    Wang, Chun-Min
    Lee, Chia-Hsin
    Huang, Shin-Yi
    Lin, Ang-Ying
    Chang, Tao-Chih
    Lin, Puru Bruce
    Ko, Cheng-Ta
    Chen, Yu-Hua
    Su, Jay
    Liu, Xiao
    Prenger, Luke
    Chen, Kuan-Neng
    2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 1463 - 1469
  • [4] Hybrid Substrate by Fan-Out RDL-First Panel-Level Packaging
    Lau, John H.
    Chen, Gary Chang-Fu
    Huang, Jones Yu-Cheng
    Chou, Ricky Tsun-Sheng
    Yang, Channing Cheng-Lin
    Liu, Hsing-Ning
    Tseng, Tzyy-Jang
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2021, 11 (08): : 1301 - 1309
  • [5] Chip-Last (RDL-First) Fan-Out Panel-Level Packaging (FOPLP) for heterogeneous integration
    Lau J.H.
    Ko C.-T.
    Peng C.-Y.
    Yang K.-M.
    Xia T.
    Lin P.B.
    Chen J.-J.
    Huang P.-C.
    Tseng T.-J.
    Lin E.
    Chang L.
    Lin C.
    Lu W.
    Lau, John H. (John_Lau@unimicron.com), 1600, IMAPS-International Microelectronics and Packaging Society (17): : 89 - 98
  • [6] Panel Warpage of Fan-Out Panel-Level Packaging Using RDL-First Technology
    Che, Fa Xing
    Yamamoto, Kazunori
    Rao, Vempati Srinivasa
    Sekhar, Vasarla Nagendra
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2020, 10 (02): : 304 - 313
  • [7] Comparison of Mechanical Modeling to Warpage Estimation of RDL-First Fan-Out Panel-Level Packaging
    Lee, Chang-Chun
    Wang, Chi-Wei
    Chen, Chin-Yi
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2022, 12 (07): : 1100 - 1108
  • [8] Chip-First Fan-Out Panel-Level Packaging for Heterogeneous Integration
    Ko, Cheng-Ta
    Yang, Henry
    Lau, John
    Li, Ming
    Li, Margie
    Lin, Curry
    Lin, J. W.
    Chen, Tony
    Xu, Iris
    Chang, Chieh-Lin
    Pan, Jhih-Yuan
    Wu, Hsing-Hui
    Yong, Qing Xiang
    Fan, Nelson
    Kuah, Eric
    Li, Zhang
    Tan, Kim Hwee
    Cheung, Y. M.
    Ng, Eric
    Kai, Wu
    Hao, Ji
    Beica, Rozalia
    Lin, Marc
    Chen, Y. H.
    Cheng, Zhong
    Wee, Koh Sau
    Ran, Jiang
    Xi, Cao
    Lim, Sze Pei
    Lee, N. C.
    Tao, Mian
    Lo, Jeffery
    Lee, Ricky
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 355 - 363
  • [9] Chip-First Fan-Out Panel-Level Packaging for Heterogeneous Integration
    Ko, Cheng-Ta
    Yang, Henry
    Lau, John H.
    Li, Ming
    Li, Margie
    Lin, Curry
    Lin, J. W.
    Chen, Tony
    Xu, Iris
    Chang, Chieh-Lin
    Pan, Jhih-Yuan
    Wu, Hsing-Hui
    Yong, Qing Xiang
    Fan, Nelson
    Kuah, Eric
    Li, Zhang
    Tan, Kim Hwee
    Cheung, Yiu-Ming
    Ng, Eric
    Kai, Wu
    Hao, Ji
    Beica, Rozalia
    Lin, Marc
    Chen, Yu-Hua
    Cheng, Zhong
    Wee, Koh Sau
    Ran, Jiang
    Xi, Cao
    Lim, Sze Pei
    Lee, N. C.
    Tao, Mian
    Lo, Jeffery
    Lee, Ricky S. W.
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (09): : 1561 - 1572
  • [10] An RDL-First Fan-out Wafer-level Package for Heterogeneous Integration Applications
    Lin, Yu-Min
    Wu, Sheng-Tsai
    Shen, Wen-Wei
    Huang, Shin-Yi
    Kuo, Tzu-Ying
    Lin, Ang-Ying
    Chang, Tao-Chih
    Chang, Hsiang-Hung
    Lee, Shu-Man
    Lee, Chia-Hsin
    Su, Jay
    Liu, Xiao
    Wu, Qi
    Chen, Kuan-Neng
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 349 - 354