Dynamic Compaction in SAT-Based ATPG

被引：21

作者：

Czutro, Alexander ^{[1
]}

Polian, Ilia ^{[1
]}

Engelke, Piet ^{[1
]}

Reddy, Sudhakar M. ^{[2
]}

Becker, Bernd ^{[1
]}

机构：

[1] Univ Freiburg, Inst Comp Sci, D-79110 Freiburg, Germany

[2] Univ Iowa, ECE Dept, Iowa City, IA 52242 USA

来源：

2009 ASIAN TEST SYMPOSIUM, PROCEEDINGS | 2009年

关键词：

SAT-based ATPG; Dynamic compaction; SATISFIABILITY; GENERATION;

D O I：

10.1109/ATS.2009.31

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

SAT-based automatic test pattern generation has several advantages compared to conventional structural procedures. yet often yields too large test sets. We present a dynamic compaction procedure for SAT-based ATPG which utilizes internal data structures of the SAT solver to extract essential fault detection conditions and to generate patterns which cover multiple faults We complement this technique by a state-of-the-art forward-looking reverse-order simulation procedure. Experimental results obtained for an industrial benchmark, circuit suite show: that the new, method outperforms earlier static approaches by approximately 23%.

引用

页码：187 / +

页数：2

共 15 条

[1]

Abramovici M., 1990, DIGITAL SYSTEMS TEST

[2] TIGUAN: Thread-parallel Integrated test pattern Generator Utilizing satisfiability ANalysis [J].

Czutro, Alejandro ;

Polian, Ilia ;

Lewis, Matthew ;

Engelke, Piet ;

Reddy, Sudhakar M. ;

Becker, Bernd .

22ND INTERNATIONAL CONFERENCE ON VLSI DESIGN HELD JOINTLY WITH 8TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2009, :227-+

[3] On acceleration of SAT-based ATPG for industrial designs [J].

Drechsler, Rolf ;

Eggersgluess, Stephan ;

Fey, Goerschwin ;

Glowatz, Andreas ;

Hapke, Friedrich ;

Schloeffel, Juergen ;

Title, Daniel .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (07) :1329-1333

[4]

Een N., 2003, LECT NOTES COMPUTER, V2919, P541

[5] Improving test pattern compactness in SAT-based ATPG [J].

Eggersgluess, Stephan ;

Drechsler, Rolf .

PROCEEDINGS OF THE 16TH ASIAN TEST SYMPOSIUM, 2007, :445-450

[6]

FUJIWARA H, 1985, IEEE INT S CIRC SYST, P671

[7]

GOEL P, 1981, IEEE T COMPUT, V30, P215, DOI 10.1109/TC.1981.1675757

[8]

GOEL P, 1979, INT TEST C, P189

[9] New techniques for deterministic test pattern generation [J].

Hamzaoglu, I ;

Patel, JH .

JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1999, 15 (1-2) :63-73

[10]

Larrabee T., 1989, International Test Conference 1989. Proceedings. Meeting the Tests of Time (Cat. No.89CH2742-5), P795, DOI 10.1109/TEST.1989.82368

← 1 2 →