A Study on Die Stresses in Flip Chip Package Subjected to Various Hygrothermal Exposures

被引:0
|
作者
Quang Nguyen [1 ]
Roberts, Jordan C. [1 ]
Suhling, Jeffrey C. [1 ]
Jaeger, Richard C. [1 ]
Lall, Pradeep [1 ]
机构
[1] Auburn Univ, Dept Mech Engn, Dept Elect & Comp Engn, Ctr Adv Vehicle & Extreme Environm Elect CAVE3, Auburn, AL 36849 USA
来源
PROCEEDINGS OF THE 17TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM 2018) | 2018年
关键词
Moisture; Flip Chip; Piezoresistive Sensor; Die Stress; Hygrothermal Property; Moisture Diffusion Simulation; CMOS SENSOR ARRAYS; MOISTURE ABSORPTION; PIEZORESISTIVE COEFFICIENTS; DIFFUSION CHARACTERIZATION; TEMPERATURE-DEPENDENCE; CALIBRATION;
D O I
暂无
中图分类号
O414.1 [热力学];
学科分类号
摘要
Moisture has been one of the major concerns for package designers and reliability researchers. It is well-known that high humidity combined with high temperature can cause a number of failure modes to electronic devices, such as popcorn cracking, delamination, or electrochemical migration. While the fundamental knowledge of moisture effects on electronic packages has been extensively explored, there have been no published studies on the effects of underfill and substrate moisture absorption on the die stresses development and delamination growth in flip chip assemblies. In this study, on-chip piezoresistive sensors were used to measure moisture-induced device side die stresses in flip chip on laminate packages under three different moisture conditions. The die stresses were also monitored during the subsequent drying to evaluate the reversibility of the moisture effects. After the initial 10 days of moisture exposure, moisture was found to have significant effects on the package, generating tensile die normal stresses of up to 37 MPa under the harshest testing environment (95% RH, 95 degrees C). Also, it can be observed that more harsh condition produced larger stress level, but the stresses variation under all conditions showed the same behavior. Shear stresses however were found to be quite small relative to normal stresses. Upon the subsequent drying, it was seen that the moistureinduced stress changes were almost fully recordable. In addition to the measurements of the moisture-induced die stresses, a study on hygrothermal properties of polymer materials was conducted where diffusivity, saturated concentration and coefficient of moisture expansion (CME) of underfill and BT (Bismaleimide-Triazine) substrate were characterized under the moisture conditions used in the experiments. The obtained properties were later used for the finite element simulation of the moisture diffusion. The numerical predictions were finally correlated with the experimental results. They were found to be in good agreements.
引用
收藏
页码:1339 / 1350
页数:12
相关论文
共 50 条
  • [1] Vertical die crack stresses of Flip Chip induced in major package assembly processes
    Yang, DG
    Ernst, LJ
    van't Hof, C
    Kiasat, MS
    Bisschop, J
    Janssen, J
    Kuper, F
    Liang, ZN
    Schravendeel, R
    Zhang, FQ
    MICROELECTRONICS RELIABILITY, 2000, 40 (8-10) : 1533 - 1538
  • [2] Package optimization of a stacked die flip chip based test package
    Pohl, J
    Graml, M
    Strobel, P
    Steiner, R
    Pressel, K
    Stoeckl, S
    Offner, G
    Lee, C
    6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, : 590 - 594
  • [3] Warpage Improvement for Large Die Flip Chip Package
    Xiong, Bingshou
    Lee, Myung-June
    Kao, Thomas
    2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 40 - +
  • [4] Measurement of die stresses in flip chip on laminate assemblies
    Suhling, JC
    Zou, Y
    Johnson, RW
    Jaeger, RC
    Mian, AKM
    Rahim, MK
    Ragam, S
    PROCEEDINGS OF THE SEM IX INTERNATIONAL CONGRESS ON EXPERIMENTAL MECHANICS, 2000, : 609 - 615
  • [5] Mechanisms of die and underfill cracking in flip chip PBGA package
    Shim, JB
    Ahn, EC
    Cho, TJ
    Moon, HJ
    Chung, TG
    Lyu, JH
    Kwon, HK
    Kang, SY
    Oh, SY
    INTERNATIONAL SYMPOSIUM ON ADVANCED PACKAGING MATERIALS: PROCESSES, PROPERTIES AND INTERFACES, PROCEEDINGS, 2000, : 201 - 205
  • [6] Effect of Flip Chip Package Architecture on Stresses in the Bump Passivation Opening
    Karajgikar, Saket
    Nagaraj, Vishal
    Agonafer, Dereje
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 936 - 942
  • [7] Characterization of Moisture Induced Die Stresses in Flip Chip Packaging
    Quang Nguyen
    Roberts, Jordan C.
    Suhling, Jeffrey C.
    Jaeger, Richard C.
    Lall, Pradeep
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 789 - 798
  • [8] Lead Free Flip Chip Reliability for Various Package Types
    Islam, Nokibul
    Jimarez, Miguel
    Syed, Ahmer
    Hwang, TaeKyeong
    Gim, JaeYun
    Kang, WonJoon
    PROCEEDINGS OF THE ASME PACIFIC RIM TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC SYSTEMS, MEMS AND NEMS 2011, VOL 1, 2012, : 609 - +
  • [9] Measurement of backside flip chip die stresses using piezoresistive test die
    Suhling, JC
    Johnson, RW
    Mian, AKM
    Rahim, MK
    Zou, YD
    Ragam, S
    Palmer, M
    Ellis, CD
    Jaeger, RC
    1999 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 1999, 3906 : 298 - 303
  • [10] Structural optimization of fine pitch, large die flip chip package
    Viswanath, AGK
    Fang, W
    Chai, TC
    Khan, N
    Sampath, S
    6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, : 105 - 108