High-Performance SIFT Hardware Accelerator for Real-Time Image Feature Extraction

被引:122
作者
Huang, Feng-Cheng [1 ]
Huang, Shi-Yu [1 ]
Ker, Ji-Wei [1 ]
Chen, Yung-Chang [1 ]
机构
[1] Natl Tsing Hua Univ, Dept Elect Engn, Hsinchu 30013, Taiwan
关键词
Feature extraction; hardware accelerator; object recognition; real-time; rotating SRAM banks; scale-invariant feature transform (SIFT); ARCHITECTURE; DETECTOR;
D O I
10.1109/TCSVT.2011.2162760
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Feature extraction is an essential part in applications that require computer vision to recognize objects in an image processed. To extract the features robustly, feature extraction algorithms are often very demanding in computation so that the performance achieved by pure software is far from real-time. Among those feature extraction algorithms, scale-invariant feature transform (SIFT) has gained a lot of popularity recently. In this paper, we propose an all-hardware SIFT accelerator-the fastest of its kind to our knowledge. It consists of two interactive hardware components, one for key point identification, and the other for feature descriptor generation. We successfully developed a segment buffer scheme that could not only feed data to the computing modules in a data-streaming manner, but also reduce about 50% memory requirement than a previous work. With a parallel architecture incorporating a three-stage pipeline, the processing time of the key point identification is only 3.4 ms for one video graphics array (VGA) image. Taking also into account the feature descriptor generation part, the overall SIFT processing time for a VGA image can be kept within 33 ms (to support real-time operation) when the number of feature points to be extracted is fewer than 890.
引用
收藏
页码:340 / 351
页数:12
相关论文
共 26 条
[1]   A real-time edge detector: Algorithm and VLSI architecture [J].
Alzahrani, FM ;
Chen, T .
REAL-TIME IMAGING, 1997, 3 (05) :363-378
[2]  
Andraka R., 1998, FPGA'98. ACM/SIGDA International Symposium on Field Programmable Gate Arrays, P191, DOI 10.1145/275107.275139
[3]  
[Anonymous], THESIS STANFORD U ST
[4]   Speeded-Up Robust Features (SURF) [J].
Bay, Herbert ;
Ess, Andreas ;
Tuytelaars, Tinne ;
Van Gool, Luc .
COMPUTER VISION AND IMAGE UNDERSTANDING, 2008, 110 (03) :346-359
[5]   A Parallel Hardware Architecture for Scale and Rotation Invariant Feature Detection [J].
Bonato, Vanderlei ;
Marques, Eduardo ;
Constantinides, George A. .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2008, 18 (12) :1703-1712
[6]   Reconfigurable pipelined 2-D convolvers for fast digital signal processing [J].
Bosi, B ;
Bois, G ;
Savaria, Y .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1999, 7 (03) :299-308
[7]  
Brown M, 2003, NINTH IEEE INTERNATIONAL CONFERENCE ON COMPUTER VISION, VOLS I AND II, PROCEEDINGS, P1218
[8]   Design space exploration for the BLAST algorithm implementation [J].
Sotiriades, Euripides ;
Dollas, Apostolos .
FCCM 2007: 15TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2007, :323-325
[9]   SOPC architecture for a key point detector [J].
Chati, H. Djakou ;
Muehlbauer, F. ;
Braun, T. ;
Bobda, C. ;
Berns, K. .
2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, :710-713
[10]  
Grabner M., 2006, AS C COMP VIS HYD IN