AN FPGA-BASED IMPLEMENTATION OF THE MINRES ALGORITHM

被引：0

作者：

Boland, David ^{[1
]}

Constantinides, George A. ^{[1
]}

机构：

[1] Imperial Coll London, Dept Elect & Elect Engn, London, England

来源：

2008 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE AND LOGIC APPLICATIONS, VOLS 1 AND 2 | 2008年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Due to continuous improvements in the resources available on FPGAs, it is becoming increasingly possible to accelerate floating point algorithms. The solution of a system of linear equations forms the basis of many problems in engineering and science, but its calculation is highly time consuming. The minimum residual algorithm (MINRES) is one method to solve this problem, and is highly effective provided the matrix exhibits certain characteristics. This paper examines an IEEE 754 single precision floating point implementation of the MINRES algorithm on an FPGA. It demonstrates that through parallelisation and heavy pipelining of all floating point components it is possible to achieve a sustained performance of up to 53 GFLOPS on the Virtex5-330T. This compares favourably to other hardware implementations of floating point matrix inversion algorithms, and corresponds to an improvement of nearly an order of magnitude compared to a software implementation.

引用

页码：378 / 383

页数：6

共 50 条

[41] FPGA-based implementation of classification techniques: A survey [J].

Saidi, Afef ;

Ben Othman, Slim ;

Dhouibi, Meriam ;

Ben Saoud, Slim .

INTEGRATION-THE VLSI JOURNAL, 2021, 81 :280-299

[42] FPGA-based implementation of a correlator for kasami sequences [J].

Perez, M. C. ;

Hernandez, A. ;

Urena, J. ;

De Marziani, C. ;

Jimenez, A. .

2006 IEEE CONFERENCE ON EMERGING TECHNOLOGIES & FACTORY AUTOMATION, VOLS 1 -3, 2006, :1227-+

[43] An FPGA-Based Implementation of AMB controller for MSFW [J].

Pan Mingjian ;

Liu Gang .

SEVENTH INTERNATIONAL SYMPOSIUM ON INSTRUMENTATION AND CONTROL TECHNOLOGY: OPTOELECTRONIC TECHNOLOGY AND INSTUMENTS, CONTROL THEORY AND AUTOMATION, AND SPACE EXPLORATION, 2008, 7129

[44] A FPGA-based Implementation of Rough Set Theory [J].

Sun, Guoqiang ;

Qi, Xiaoming ;

Zhang, Yuanyuan .

2011 CHINESE CONTROL AND DECISION CONFERENCE, VOLS 1-6, 2011, :2561-+

[45] A survey of FPGA-based hardware implementation of ANNs [J].

Liu, JH ;

Liang, DQ .

PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON NEURAL NETWORKS AND BRAIN, VOLS 1-3, 2005, :915-918

[46] Fast Chirplet Transform With FPGA-Based Implementation [J].

Lu, Yufeng ;

Oruklu, Erdal ;

Saniie, Jafar .

IEEE SIGNAL PROCESSING LETTERS, 2008, 15 :577-580

[47] The Implementation of Extended Arithmetics on FPGA-based Structures [J].

Palagin, Alexander ;

Opanasenko, Volodymyr .

PROCEEDINGS OF THE 2017 9TH IEEE INTERNATIONAL CONFERENCE ON INTELLIGENT DATA ACQUISITION AND ADVANCED COMPUTING SYSTEMS: TECHNOLOGY AND APPLICATIONS (IDAACS), VOL 2, 2017, :1014-1019

[48] FPGA-based Implementation of APB/SPI Bridge [J].

Nawrath, Robert ;

Czerwinski, Robert .

INTERNATIONAL CONFERENCE OF COMPUTATIONAL METHODS IN SCIENCES AND ENGINEERING 2018 (ICCMSE-2018), 2018, 2040

[49] FPGA-based real-time Phase Measuring Profilometry algorithm design and implementation [J].

Zhan, Guomin ;

Tang, Hongwei ;

Zhong, Kai ;

Li, Zhongwei ;

Shi, Yusheng .

OPTICAL METROLOGY AND INSPECTION FOR INDUSTRIAL APPLICATIONS IV, 2016, 10023

[50] FPGA-based implementation of a novel low-angle edge detection/interpolation algorithm [J].

Ku, Chao-Chee ;

Yang, Joe .

ASID'04: Proceedings of the 8th Asian Symposium on Information Display, 2004, :409-412

← 1 2 3 4 5 →