AN FPGA-BASED IMPLEMENTATION OF THE MINRES ALGORITHM

被引:0
作者
Boland, David [1 ]
Constantinides, George A. [1 ]
机构
[1] Imperial Coll London, Dept Elect & Elect Engn, London, England
来源
2008 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE AND LOGIC APPLICATIONS, VOLS 1 AND 2 | 2008年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Due to continuous improvements in the resources available on FPGAs, it is becoming increasingly possible to accelerate floating point algorithms. The solution of a system of linear equations forms the basis of many problems in engineering and science, but its calculation is highly time consuming. The minimum residual algorithm (MINRES) is one method to solve this problem, and is highly effective provided the matrix exhibits certain characteristics. This paper examines an IEEE 754 single precision floating point implementation of the MINRES algorithm on an FPGA. It demonstrates that through parallelisation and heavy pipelining of all floating point components it is possible to achieve a sustained performance of up to 53 GFLOPS on the Virtex5-330T. This compares favourably to other hardware implementations of floating point matrix inversion algorithms, and corresponds to an improvement of nearly an order of magnitude compared to a software implementation.
引用
收藏
页码:378 / 383
页数:6
相关论文
共 50 条
[31]   FPGA-Based Implementation of TZSearch Algorithm for H.265/HEVC Standard [J].
Haddar, Rahma ;
Chaari, Asma ;
Kibeya, Hassan ;
Ben Ayed, Mohamed Ali ;
Masmoudi, Nouri .
2017 18TH INTERNATIONAL CONFERENCE ON SCIENCES AND TECHNIQUES OF AUTOMATIC CONTROL AND COMPUTER ENGINEERING (STA), 2017, :605-610
[32]   FPGA-based genetic algorithm implementation for AC chopper fed induction motor [J].
Mahendran, S. ;
Gnanambal, I. ;
Maheswari, A. .
INTERNATIONAL JOURNAL OF ELECTRONICS, 2016, 103 (12) :2029-2041
[33]   A design for an FPGA-based implementation of Rijndael cipher [J].
Abdelhalim, MB ;
Aslan, HK ;
Farouk, H .
ENABLING TECHNOLOGIES FOR THE NEW KNOWLEDGE SOCIETY, 2005, :897-912
[34]   FPGA-based implementation of synchronous Petri Nets [J].
Chang, N ;
Kwon, WH ;
Park, J .
PROCEEDINGS OF THE 1996 IEEE IECON - 22ND INTERNATIONAL CONFERENCE ON INDUSTRIAL ELECTRONICS, CONTROL, AND INSTRUMENTATION, VOLS 1-3, 1996, :469-474
[35]   Spiketrum: An FPGA-Based Implementation of a Neuromorphic Cochlea [J].
Alsakkal, Anas ;
Wijekoon, Jayawan .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2025, 72 (04) :1648-1656
[36]   FPGA-based implementation of a serial RSA processor [J].
Mazzeo, A ;
Romano, L ;
Saggese, GR ;
Mazzocca, N .
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, :582-587
[37]   FPGA-based SIFT implementation for wearable computing [J].
Fejer, Attila ;
Nagy, Zoltan ;
Benois-Pineau, Jenny ;
Szolgay, Peter ;
de Rugy, Aymar ;
Domenger, Jean-Philippe .
2019 IEEE 22ND INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2019,
[38]   FPGA-based implementation of DTSFC and DTRFC algorithms [J].
Charaabi, L ;
Monmasson, E ;
Nassani, MA ;
Slama-Belkhodja, I .
IECON 2005: THIRTY-FIRST ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, VOLS 1-3, 2005, :245-250
[39]   FPGA-based implementation of graph colouring algorithms [J].
Sklyarov, Valery ;
Skliarova, Iouliia ;
Pimentel, Bruno .
AUTONOMOUS ROBOTS AND AGENTS, 2007, 76 :225-231
[40]   FPGA-based implementation of classification techniques: A survey [J].
Saidi, Afef ;
Ben Othman, Slim ;
Dhouibi, Meriam ;
Ben Saoud, Slim .
INTEGRATION-THE VLSI JOURNAL, 2021, 81 :280-299