A Power-Efficient Analog Integrated Circuit for Amplification and Detection of Neural Signals

被引：8

作者：

Borghi, T. ^{[1
]}

Bonfanti, A. ^{[1
]}

Gumeroli, R. ^{[1
]}

Zambra, G. ^{[1
]}

Spinelli, A. S. ^{[1
]}

机构：

[1] Politecn Milan IU NET, Dip Elettron & Informaz, I-20133 Milan, Italy

来源：

2008 30TH ANNUAL INTERNATIONAL CONFERENCE OF THE IEEE ENGINEERING IN MEDICINE AND BIOLOGY SOCIETY, VOLS 1-8 | 2008年

关键词：

D O I：

10.1109/IEMBS.2008.4650315

中图分类号：

R318 [生物医学工程];

学科分类号：

0831 ;

摘要：

We present a neural amplifier that optimizes the trade-off between power consumption and noise performance down to the best so far reported. In the perspective of realizing a fully autonomous implantable system we also address the problem of spike detection by using a new simple algorithm and we discuss the implementation with analog integrated circuits. Implemented in 0.35-mu m CMOS technology and with total current consumption of about 20 mu A, the whole circuit occupies an area of 0.18 mm(2). Reduced power consumption and small area make it suited to be used in chronic multichannel recording systems for neural prosthetics and neuroscience experiments.

引用

页码：4911 / 4915

页数：5

共 50 条

[21] A Power-Efficient Neural Tissue Stimulator With Energy Recovery
Kelly, Shawn K.
Wyatt, John L., Jr.
IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2011, 5 (01) : 20 - 29
[22] DeltaRNN: A Power-efficient Recurrent Neural Network Accelerator
Gao, Chang
Neil, Daniel
Ceolini, Enea
Liu, Shih-Chii
Delbruck, Tobi
PROCEEDINGS OF THE 2018 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'18), 2018, : 21 - 30
[23] A classification of methods for efficient power amplification of signals
Yves Louët
Jacques Palicot
annals of telecommunications - annales des télécommunications, 2008, 63 : 351 - 368
[24] A classification of methods for efficient power amplification of signals
Louet, Yves
Palicot, Jacques
ANNALS OF TELECOMMUNICATIONS, 2008, 63 (7-8) : 351 - 368
[25] CMOS analog integrated circuit for competitive neural array
Gómez-Castañeda, F
Flores-Nava, LM
Moreno-Cadenas, JA
PROGRESS IN CONNECTIONIST-BASED INFORMATION SYSTEMS, VOLS 1 AND 2, 1998, : 708 - 711
[26] DAWN: Efficient Trojan Detection in Analog Circuits Using Circuit Watermarking and Neural Twins
Chaudhuri, Jayeeta
Bhattacharya, Mayukh
Chakrabarty, Krishnendu
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (10) : 2930 - 2943
[27] An analog predistortion integrated circuit for linearizing power amplifiers
Rahkonen, T
Kankaala, T
1998 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, 1999, : 480 - 483
[28] A low-power integrated circuit for adaptive detection of action potentials in noisy signals
Harrison, RR
PROCEEDINGS OF THE 25TH ANNUAL INTERNATIONAL CONFERENCE OF THE IEEE ENGINEERING IN MEDICINE AND BIOLOGY SOCIETY, VOLS 1-4: A NEW BEGINNING FOR HUMAN HEALTH, 2003, 25 : 3325 - 3328
[29] Fault Detection of Linear Analog Integrated Circuit in Network
Deliang Li
Kaoli Huang
Changlong Wang
Journal of Electronic Testing, 2014, 30 : 483 - 489
[30] A Power-Efficient Bridge Readout Circuit for Implantable, Wearable, and IoT Applications
Rezvanitabar, Ahmad
Jung, Gwangrok
Yaras, Yusuf Samet
Degertekin, F. Levent
Ghovanloo, Maysam
IEEE SENSORS JOURNAL, 2020, 20 (17) : 9955 - 9962

← 1 2 3 4 5 →