Structure of boost DC-link cascaded multilevel inverter for uninterrupted power supply applications

被引:26
作者
Uthirasamy, Ramasami [1 ]
Ragupathy, Uthandipalayam Subramaniyam [2 ]
Chinnaiyan, Venkatachalam Kumar [3 ]
机构
[1] Jansons Inst Technol, Dept EEE, Coimbatore, Tamil Nadu, India
[2] Kongu Engn Coll, Dept EIE, Erode, India
[3] NGP Inst Technol, Dept EEE, Coimbatore, Tamil Nadu, India
关键词
uninterruptible power supplies; PWM invertors; power supply quality; uninterrupted power supply applications; single-phase seven-level boost DC-link cascaded multilevel inverter structure; boost converter; two level H-bridge inverter configurations; voltage stress reduction; inverter switches; reduced power switches; DC source count; gate drive; DC-link switching; multicarrier sinusoidal pulse-width modulation technique; output AC power quality; seven-level BDCLCMLI system; 5-LEVEL INVERTER; REDUCED NUMBER; CONVERTER; PWM; MODULATION; ALGORITHM; SWITCHES;
D O I
10.1049/iet-pel.2014.0746
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this study, a structure of single-phase seven-level boost DC-link cascaded multilevel inverter (BDCLCMLI) is proposed. It consists of boost converter, DC-link module and H-bridge inverter. Compared with conventional CMLI and two level H-bridge inverter configurations, the proposed system results in reduction of voltage stress across the inverter switches, reduced power switches, DC source count and gate drive requirements. DC-link switching is achieved by multicarrier sinusoidal pulse-width modulation technique which results in improved quality of obtained output AC power. Reduction in DC source and switch count makes the system more cost effective. A simulation and prototype model of seven-level BDCLCMLI system is developed and its performance is analysed for various operating conditions.
引用
收藏
页码:2085 / 2096
页数:12
相关论文
共 25 条
[1]   Cascade-multi-cell multilevel converter with reduced number of switches [J].
Ajami, Ali ;
Oskuee, Mohammad Reza Jannati ;
Khosroshahi, Mahdi Toopchi ;
Mokhberdoran, Ataollah .
IET POWER ELECTRONICS, 2014, 7 (03) :552-558
[2]   New hybrid structure for multilevel inverter with fewer number of components for high-voltage levels [J].
Alishah, Rasoul Shalchi ;
Nazarpour, Daryoosh ;
Hosseini, Seyyed Hossein ;
Sabahi, Mehran .
IET POWER ELECTRONICS, 2014, 7 (01) :96-104
[3]   A Cascade Multilevel Converter Topology With Reduced Number of Switches [J].
Babaei, Ebrahim .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2008, 23 (06) :2657-2664
[4]  
Carrara G., 1992, IEEE Transactions on Power Electronics, V7, P497, DOI 10.1109/63.145137
[5]  
Colak I., 2010, INT J ENERGY CONVERS, P1
[6]   Control of cascaded multilevel inverters [J].
Corzine, KA ;
Wielebski, MW ;
Peng, FZ ;
Wang, J .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2004, 19 (03) :732-738
[7]  
Jie J. H., 2006, IEEE T POWER ELECTR, V1, P131
[8]   Reduced switching-frequency-modulation algorithm for high-power multilevel inverters [J].
Kouro, Samir ;
Rebolledo, Jaime ;
Rodriguez, Jose .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2007, 54 (05) :2894-2901
[9]   Recent Advances and Industrial Applications of Multilevel Converters [J].
Kouro, Samir ;
Malinowski, Mariusz ;
Gopakumar, K. ;
Pou, Josep ;
Franquelo, Leopoldo G. ;
Wu, Bin ;
Rodriguez, Jose ;
Perez, Marcelo A. ;
Leon, Jose I. .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2010, 57 (08) :2553-2580
[10]   Multilevel converters - A new breed of power converters [J].
Lai, JS ;
Peng, FZ .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 1996, 32 (03) :509-517