Various SEU conditions in SRAM studied by 3-D device simulation

被引：37

作者：

Castellani-Coulié, K

Palau, JM

Hubert, G

Calvet, MC

Dodd, PE

Sexton, F

机构：

[1] Univ Montpellier 2, F-34095 Montpellier 05, France

[2] Sandia Natl Labs, Albuquerque, NM 87185 USA

[3] EADS, LV, F-78133 Les Mureaux, France

来源：

IEEE TRANSACTIONS ON NUCLEAR SCIENCE | 2001年 / 48卷 / 06期

关键词：

critical charge; device simulation; sensitive regions; single-event upset (SEU); SEU mechanisms; SRAM sensitivity;

D O I：

10.1109/23.983153

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Various single-event upset (SEU) conditions are studied by three-dimensional device simulation with the purpose of going deeply into the understanding of the mechanisms governing the SEU sensitivity for a large variety of tracks. The results give a better view of what regions are sensitive. They clearly point out that some generally accepted notions must be revised as considering the normal incidence case to be the most sensitive or neglecting PMOS contribution.

引用

页码：1931 / 1936

页数：6

共 11 条

[1] Study of an SOISRAM sensitivity to SEU by 3-D device simulation
Castellani-Coulié, K
Sagnes, B
Saigné, F
Palau, JM
Calvet, MC
Dodd, PE
Sexton, EW
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2004, 51 (05) : 2799 - 2804
[2] 3-D simulation of SEU hardening of SiGeHBTs using shared dummy collector
Varadharajaperumal, Muthubalan
Niu, Guofu
Wei, Xiaoyun
Zhang, Tong
Cressler, John D.
Reed, Robert A.
Marshall, Paul W.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2007, 54 (06) : 2330 - 2337
[3] 3-d device modeling for SRAM soft-error immunity and tolerance analysis
Yamaguchi, K
Takemura, Y
Osada, K
Ishibashi, K
Saito, Y
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (03) : 378 - 388
[4] Cluster-based parallel 3-D Monte Carlo device simulation
Kepkep, A
Ravaioli, U
Winstead, B
VLSI DESIGN, 2001, 13 (1-4) : 51 - 56
[5] Analysis of body-tie effects on SEU resistance of advanced FD-SOI SRAMs through mixed-mode 3-D simulations
Hirose, K
Saito, H
Fukuda, S
Kuroda, Y
Ishii, S
Takahashi, D
Yamamoto, K
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2004, 51 (06) : 3349 - 3353
[6] A UNIFIED 3-D MOBILITY MODEL FOR THE SIMULATION OF SUBMICRON MOS DEVICES
YANG, JJ
CHUNG, SSS
CHANG, CH
LEE, GH
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1993, 32 (04): : 1583 - 1589
[7] 3-D Monte Carlo device simulator for variability modeling of p-MOSFETs
Camargo, Vinicius V. A.
Rossetto, Alan C. J.
Vasileska, Dragica
Wirth, Gilson, I
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2020, 19 (02) : 668 - 676
[8] 3-D Monte Carlo device simulator for variability modeling of p-MOSFETs
Vinicius V. A. Camargo
Alan C. J. Rossetto
Dragica Vasileska
Gilson I. Wirth
Journal of Computational Electronics, 2020, 19 : 668 - 676
[9] Optimization of Rear Point Contact Geometry by Means of 3-D Numerical Simulation
De Rose, R.
Van Wichelen, K.
Tous, L.
Das, J.
Dross, F.
Fiegna, C.
Lanuzza, M.
Sangiorgi, E.
De Castro, A. Uruena
Zanuccoli, M.
PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON CRYSTALLINE SILICON PHOTOVOLTAICS (SILICONPV 2012), 2012, 27 : 197 - 202
[10] Simulation Study on Dependence of Channel Potential Self-Boosting on Device Scale and Doping Concentration in 2-D and 3-D NAND-Type Flash Memory Devices
Cho, Seongjae
Lee, Jung Loon
Kim, Yoon
Yun, Jang-Gn
Shin, Hyungcheol
Park, Byung-Gook
IEICE TRANSACTIONS ON ELECTRONICS, 2010, E93C (05): : 596 - 601

← 1 2 →