Effect of substrate bias on the performance and reliability of the split-gate source-side injected flash memory

被引:5
|
作者
Huang, KC [1 ]
Fang, YK
Yaung, DN
Chen, CW
Sung, HC
Kuo, DS
Wang, CS
Liang, MS
机构
[1] Natl Cheng Kung Univ, Dept Elect Engn, VLSI Technol Lab, Tainan 70101, Taiwan
[2] Ming Hsin Inst Technol, Hsinchu 304, Taiwan
[3] Taiwan Semicond Mfg Co Ltd, Hsinchu, Taiwan
关键词
negative substrate bias; source-side injection; split-gate EEPROM/Flash;
D O I
10.1109/55.778161
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The effects of the substrate bias on the characteristics of split-gate EEPROM/Flash memory cells have been investigated. It is experimentally demonstrated that applying negative substrate bias (NSB) can improve the programming and erasing speed significantly, The improvements can be attributed that NSB effectively increase the needed electrical fields for fast programming and erasing, respectively. Furthermore, the cycling endurance is improved considerably if NSB is applied for programming and erasing operation both.
引用
收藏
页码:412 / 414
页数:3
相关论文
共 50 条
  • [1] Effect of substrate bias on the performance and reliability of the split-gate source-side injected flash memory
    VLSI Technology Laboratory, Department of Electrical Engineering, Natl. Cheng Kung University, Tainan, Taiwan
    不详
    不详
    IEEE Electron Device Lett, 8 (412-414):
  • [2] Improved performance and reliability of split gate source-side injected flash memory cells
    Bhattacharya, S
    Lai, KA
    Fox, K
    Chan, P
    Worley, E
    Sharma, U
    Hwang, LM
    Li, GP
    IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 339 - 342
  • [3] Source-side injection single-polysilicon split-gate flash memory
    Yamauchi, Yoshimitsu
    Kamakura, Yoshinari
    Matsuoka, Toshimasa
    Ueda, Naoki
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2014, 53 (03)
  • [4] A novel method to improve cell endurance window in source-side injection split gate flash memory
    Tsair, Yong-Shiuan
    Fang, Yean-Kuen
    Juang, Feng-Renn
    Wang, Yu-Hsiung
    Chu, Wen-Ting
    Lin, Yung-Tao
    Tran, Luan
    MICROELECTRONICS RELIABILITY, 2012, 52 (06) : 1055 - 1059
  • [5] On application of analytical model for drain-coupling split-gate flash: Analytical solution to source-side injection multilevel programming
    Wang, YH
    Wu, MC
    Chu, WT
    Lin, CJ
    Lin, YT
    Wang, CS
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 2006, 45 (1-3): : L77 - L79
  • [6] Impact of Source Junctions on the Performance and Cycling-Induced Degradation of Split-Gate Flash Memory
    Zhao, Wei
    He, Yue-Song
    Huang, Chunchieh
    Mei, Len
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2010, 49 (07) : 0741051 - 0741054
  • [7] Split-Gate Flash Memory for Automotive Embedded Applications
    Chu, Y. S.
    Wang, Y. H.
    Wang, C. Y.
    Lee, Y. H.
    Kang, A. C.
    Ranjan, R.
    Chu, W. T.
    Ong, T. C.
    Chin, H. W.
    Wu, K.
    2011 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2011,
  • [8] The split-gate flash memory with an extra select gate for automotive applications
    Tsair, Yong-Shiuan
    Fang, Yean-Kuen
    Wang, Yu-Hsiung
    Chu, Wen-Ting
    Hsieh, Chia-Ta
    Lin, Yung-Tao
    Wang, Chung S.
    Wong, Myron
    Lee, Scott
    Smolen, Richard
    Liu, Bill
    SOLID-STATE ELECTRONICS, 2009, 53 (10) : 1059 - 1062
  • [9] Influence of source coupling on the programming and degradation mechanisms of split-gate flash memory devices
    Huang, KC
    Fang, YK
    Yaung, DN
    Chen, CW
    Sung, HC
    Kuo, D
    Wang, CS
    Liang, MS
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 1999, 14 (12) : 1021 - 1025
  • [10] Vertical Channel Double Split-Gate (VCDSG) Flash Memory
    Yun, Jang-Gn
    Park, Il Han
    Lee, Jung Hoon
    Park, Se-Hwan
    Kim, Yoon
    Lee, Dong Hua
    Cho, Seongjae
    Kim, Doo-Hyun
    Lee, Gil Sung
    Sim, Won Bo
    Lee, Jong-Duk
    Park, Byung-Gook
    2008 IEEE SILICON NANOELECTRONICS WORKSHOP, 2008, : 195 - +