Suppression of transient enhanced diffusion in sub-micron patterned silicon template by dislocation loops formation

被引:0
|
作者
Hu, Kuan-Kan [1 ]
Chang, Ruey-Dar [2 ]
Woon, Wei Yen [1 ]
机构
[1] Natl Cent Univ, Dept Phys, Jhongli 32054, Taiwan
[2] Chang Gung Univ, Taoyuan 33302, Taiwan
来源
AIP Advances | 2015年 / 5卷 / 10期
关键词
ION-IMPLANTED SILICON; DOPANT DIFFUSION; STRESS; MECHANISMS; DEFECTS; MOSFETS; IMPACT; SI;
D O I
10.1063/1.4934674
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
We investigate the evolution of two dimensional transient enhanced diffusion (TED) of phosphorus in sub-micron scale patterned silicon template. Samples doped with low dose phosphorus with and without high dose silicon self-implantation, were annealed for various durations. Dopant diffusion is probed with plane-view scanning capacitance microscopy. The measurement revealed two phases of TED. Significant suppression in the second phase TED is observed for samples with high dose self-implantation. Transmission electron microscopy suggests the suppressed TED is related to the evolution of end of range defect formed around ion implantation sidewalls. (C) 2015 Author(s). All article content, except where otherwise noted, is licensed under a Creative Commons Attribution 3.0 Unported License.
引用
收藏
页数:5
相关论文
共 24 条
  • [1] PATTERNED SILICON MOLECULAR-BEAM EPITAXY WITH SUB-MICRON LATERAL RESOLUTION
    BEAN, JC
    ROZGONYI, GA
    APPLIED PHYSICS LETTERS, 1982, 41 (08) : 752 - 755
  • [2] Transient-enhanced diffusion of indium and its effects on electrical characteristics of deep sub-micron nMOSFETs
    Cao, M
    Griffin, P
    Voorde, PV
    Diaz, C
    Greene, W
    1997 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1997, : 85 - 86
  • [3] Effects of end-of-range dislocation loops on transient enhanced diffusion of indium implanted in silicon
    Noda, T
    Odanaka, S
    Umimoto, H
    JOURNAL OF APPLIED PHYSICS, 2000, 88 (09) : 4980 - 4984
  • [4] LATERAL DIFFUSION OF BORON IN POLYCRYSTALLINE SILICON AND ITS INFLUENCE ON FABRICATION OF SUB-MICRON MOSTS
    COE, DJ
    SOLID-STATE ELECTRONICS, 1977, 20 (12) : 985 - 992
  • [5] Device performance improvement based on transient enhanced diffusion suppression in the deep sub-quarter micron scale
    Kim, HS
    Ahn, JH
    Lee, DM
    Yoo, KD
    Lee, SC
    Suh, KP
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2000, 39 (4B): : 2172 - 2176
  • [6] Device performance improvement based on transient enhanced diffusion suppression in the deep sub-quarter micron scale
    Kim, Hyun-Sik
    Ahn, Jong-Hyon
    Lee, Duk-Min
    Yoo, Kwang-Dong
    Lee, Soo-Cheol
    Suh, Kwang-Pyuk
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2000, 39 (5 B): : 2172 - 2176
  • [7] FORMATION OF SUB-MICRON SILICON-ON-INSULATOR STRUCTURES BY LATERAL OXIDATION OF SUBSTRATE-SILICON ISLANDS
    ARNEY, SC
    MACDONALD, NC
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1988, 6 (01): : 341 - 345
  • [8] Formation of Periodical Sub-micron Sized Structures on Silicon by Interfered Nanosecond Laser Pulses
    Hu, Yongxiang
    Zhang, Heng
    Yao, Zhenqiang
    MANUFACTURING SCIENCE AND ENGINEERING, PTS 1-5, 2010, 97-101 : 3803 - +
  • [9] An application of breakthrough failure analysis techniques in eliminating silicon dislocation problem in sub-micron CMOS devices
    Yeoh, EH
    Mak, WM
    Lock, HC
    Sim, SK
    Ooi, CC
    Baker, B
    Core, D
    Maxwell, K
    ISTFA '97 - PROCEEDINGS OF THE 23RD INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 1997, : 165 - 168
  • [10] Suppression of V-th fluctuation by minimizing transient enhanced diffusion for deep sub-quarter micron MOSFET
    Ono, A
    Sakai, I
    IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 755 - 758