Breaking the Memory Wall in MonetDB

被引:126
作者
Boncz, Peter A. [1 ]
Kersten, Martin L. [1 ]
Manegold, Stefan [1 ]
机构
[1] CWI, NL-1009 AB Amsterdam, Netherlands
关键词
D O I
10.1145/1409360.1409380
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In the past decades, advances in speed of commodity CPUs have far outpaced advances in RAM latency. Main-memory access has therefore become a performance bottleneck for many computer applications; a phenomenon that is widely known as the "memorywall." In this paper, we report how research around the MonetDB database system has led to a redesign of database architecture in order to take advantage of modern hardware, and in particular to avoid hitting the memory wall. This encompasses (i) a redesign of the query execution model to better exploit pipelined CPU architectures and CPU instruction caches; (ii) the use of columnar rather than row-wise data storage to better exploit CPU data caches; (iii) the design of new cache-conscious query processing algorithms; and (iv) the design and automatic calibration of memory cost models to choose and tune these cache-conscious algorithms in the query optimizer.
引用
收藏
页码:77 / 85
页数:9
相关论文
共 23 条
  • [1] Ailamaki A, 1999, PROCEEDINGS OF THE TWENTY-FIFTH INTERNATIONAL CONFERENCE ON VERY LARGE DATA BASES, P266
  • [2] [Anonymous], 2006, ACM SIGMOD INT C MAN
  • [3] Boncz P, 1999, PROCEEDINGS OF THE TWENTY-FIFTH INTERNATIONAL CONFERENCE ON VERY LARGE DATA BASES, P54
  • [4] Boncz P. A., 2005, Cidr, V5, P225
  • [5] CHAUDHURI S, 2000, INT C VER LARG DAT B, P1
  • [6] CHEN S, 2001, ACM SIGMOD INT C MAN
  • [7] CHEN S, 2005, INT C VER LARG DAT B
  • [8] Chène P, 2007, DRUG FUTURE, V32, P3
  • [9] COPELAND GP, 1985, ACM SIGMOD INT C MAN, P268
  • [10] Harizopoulos Stavros, 2004, INT C VER LARG DAT B