Static Task Partitioning for Locked Caches in Multi-Core Real-Time Systems

被引:0
作者
Sarkar, Abhik [1 ]
Mueller, Frank [1 ]
Ramaprasad, Harini
机构
[1] N Carolina State Univ, Raleigh, NC 27695 USA
来源
CASES'12: PROCEEDINGS OF THE 2012 ACM INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS | 2012年
关键词
Real-Time Systems; Multi-Core Architectures; Timing Analysis;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Locking cache lines in hard real-time systems is a common means to ensure timing predictability of data references and to lower bounds on worst-case execution time, especially in a multi-tasking environment. Growing processing demand on multi-tasking real-time systems can be met by employing scalable multi-core architectures, like the recently introduced tile-based architectures. This paper studies the use of cache locking on massive multi-core architectures with private caches in the context of hard real-time systems. In shared cache architectures, a single resource is shared among a l l the tasks. However, in scalable cache architectures with private caches, conflicts exist only among the tasks scheduled on one core. This calls for a cache-aware allocation of tasks onto cores. Our work extends the cache-unaware First Fit Decreasing (FFD) algorithm with a Naive locked First Fit Decreasing (NFFD) policy. We further propose two cache-aware static scheduling schemes: (1) Greedy First Fit Decreasing (GFFD) and (2) Colored First Fit Decreasing (CoFFD). This work contributes an adaptation of these algorithms for conflict resolution of partially locked regions. Experiments indicate that NFFD is capable of scheduling high utilization task sets that FFD cannot schedule. Experiments also show that CoFFD consistently outperforms GFFD resulting in lower number of cores and lower system utilization. CoFFD reduces the number of core requirements from 30% to 60% compared to NFFD. With partial locking, the number of cores in some cases is reduced by almost 50% with an increase in system utilization of 10%. Overall, this work is unique in considering the challenges of future multi-core architectures for real-time systems and provides key insights into task partitioning with locked caches for architectures with private caches.
引用
收藏
页码:161 / 170
页数:10
相关论文
共 19 条
[1]  
Anderson JH, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P179
[2]  
[Anonymous], 1982, SIGPLAN Not, DOI DOI 10.1145/872726.806984
[3]   NEW STRATEGIES FOR ASSIGNING REAL-TIME TASKS TO MULTIPROCESSOR SYSTEMS [J].
BURCHARD, A ;
LIEBEHERR, J ;
OH, YF ;
SON, SH .
IEEE TRANSACTIONS ON COMPUTERS, 1995, 44 (12) :1429-1442
[4]  
CALANDRINO J, 2008, EUR C REAL TIM SYST, P209
[5]  
Chattopadhyay S., 2010, P INT WORKSH SOFTW C
[6]  
Choffnes David, 2008, Operating Systems Review, V42, P92, DOI 10.1145/1341312.1341328
[7]   Leveraging On-Chip Networks for Data Cache Migration in Chip Multiprocessors [J].
Eisley, Noel ;
Peh, Li-Shiuan ;
Shang, Li .
PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2008, :197-207
[8]  
Guan Nan., 2009, P 7 ACM INT C EMBEDD, P245
[9]   Using Bypass to Tighten WCET Estimates for Multi-Core Processors with Shared Instruction Caches [J].
Hardy, Damien ;
Piquet, Thomas ;
Puaut, Isabelle .
2009 30TH IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2009, :68-77
[10]  
Jin Ouyang, 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P409, DOI 10.1109/MICRO.2010.21