共 19 条
[1]
Anderson JH, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P179
[2]
[Anonymous], 1982, SIGPLAN Not, DOI DOI 10.1145/872726.806984
[4]
CALANDRINO J, 2008, EUR C REAL TIM SYST, P209
[5]
Chattopadhyay S., 2010, P INT WORKSH SOFTW C
[6]
Choffnes David, 2008, Operating Systems Review, V42, P92, DOI 10.1145/1341312.1341328
[7]
Leveraging On-Chip Networks for Data Cache Migration in Chip Multiprocessors
[J].
PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES,
2008,
:197-207
[8]
Guan Nan., 2009, P 7 ACM INT C EMBEDD, P245
[9]
Using Bypass to Tighten WCET Estimates for Multi-Core Processors with Shared Instruction Caches
[J].
2009 30TH IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS,
2009,
:68-77
[10]
Jin Ouyang, 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P409, DOI 10.1109/MICRO.2010.21