Concepts of Switching in the Time-Triggered Network-on-Chip

被引：34

作者：

Paukovits, Christian ^{[1
]}

Kopetz, Hermann ^{[1
]}

机构：

[1] Vienna Univ Technol, Real Time Syst Grp, A-1040 Vienna, Austria

来源：

RTCSA 2008: 14TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS - PROCEEDINGS | 2008年

关键词：

D O I：

10.1109/RTCSA.2008.18

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents the concepts of switching in the Time-Triggered Network-on-Chip (TTNoC), which is the communication subsystem of the Time-Triggered System-on-Chip (TTSoC) architecture. This includes the design of the switching components that make up the network-on-chip (NoC) as well as the switching algorithm applied in those components. Furthermore, we focus on the implications for the operation of the TTNoC entailed by these design choices, and deal with frequently used scenarios in a NoC, particularly multi-casting. Finally, we present results of a prototype implementation based on FPGA technology.

引用

页码：120 / 129

页数：10

共 50 条

[21] Time-triggered wireless sensor network for feedback control [J].

Kim, Donggil ;

Park, Seawook ;

Kang, Kyungmin ;

Lee, Dongik .

IEICE ELECTRONICS EXPRESS, 2007, 4 (21) :644-649

[22] Network Topology Optimization Based on Time-Triggered DIMA [J].

Wang H. ;

Qu J. ;

Niu W. .

Xibei Gongye Daxue Xuebao/Journal of Northwestern Polytechnical University, 2018, 36 (06) :1224-1231

[23] Incremental Scheduling of the Time-triggered Traffic on TTEthernet Network [J].

Hanzalek, Zdenek ;

Dvorak, Jan .

PROCEEDINGS OF THE 11TH INTERNATIONAL CONFERENCE ON OPERATIONS RESEARCH AND ENTERPRISE SYSTEMS (ICORES), 2021, :302-313

[24] TTCAN: a new time-triggered controller area network [J].

Leen, G ;

Heffernan, D .

MICROPROCESSORS AND MICROSYSTEMS, 2002, 26 (02) :77-94

[25] The time-triggered architecture [J].

Kopetz, H ;

Bauer, G .

PROCEEDINGS OF THE IEEE, 2003, 91 (01) :112-126

[26] Makespan minimization of Time-Triggered traffic on a TTEthernet network [J].

Dvorak, Jan ;

Heller, Martin ;

Hanzalek, Zdenek .

2017 IEEE 13TH INTERNATIONAL WORKSHOP ON FACTORY COMMUNICATION SYSTEMS (WFCS 2017), 2017,

[27] Integrating Safety and Multimedia Subsystems on a Time-Triggered System-on-a-Chip [J].

Obermaisser, Roman ;

Froemel, Bernhard ;

El Salloum, Christian ;

Huber, Bernhard .

2008 6TH IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL INFORMATICS, VOLS 1-3, 2008, :246-251

[28] The Time-Triggered Architecture [J].

Kopetz, H .

FIRST INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING (ISORC '98), 1998, :22-29

[29] Time-triggered technology [J].

Poledna, S. ;

Schlatterbeck, R. ;

Plankensteiner, M. ;

Novak, M. .

ATZ Automobiltechnische Zeitschrift, 2001, 103 (SPEC. ISS. SEPT.) :32-34

[30] A heterogeneous time-triggered architecture on a hybrid system-on-a-chip platform [J].

Isakovic, Haris ;

Grosu, Radu .

PROCEEDINGS 2016 IEEE 25TH INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE), 2016, :244-249

← 1 2 3 4 5 →