A Novel AES-256 Implementation on FPGA using Co-processor based Architecture

被引:0
|
作者
Sau, Suman [1 ]
Paul, Rourab [2 ]
Biswas, Tanmay [1 ]
Chakrabarti, Amlan [1 ]
机构
[1] Univ Calcutta, AK Choudhury Sch Informat Technol, Kolkata, India
[2] Univ Calcutta, Dept Elect Sci, Kolkata, India
来源
PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI'12) | 2012年
关键词
FPGA; AES; Security; XPS; FSL; Crypto co-processor;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Efficient hardware architecture for cryptographic algorithms are of utmost need for implementing secured data communication in embedded applications. The hardware implementation of the algorithms though provides less flexibility, but are faster and requires less resource as compared to the software implementation, and hence ideally suited for target specific embedded systems. Though, there exist quite a few research works that propose hardware design for implementing cryptographic algorithm on various hardware platforms like application specific integrated circuit (ASIC), field programmable gate array (FPGA) and micro-controllers, still there lies the need of better hardware design in terms of larger key values, higher throughput and less resource utilization. In this paper we present a co-processor based architectural design and the related embedded system implementation for the encryption standard algorithm (AES-256). Our proposed design is an FPGA based architecture, having a custom crypto co-processor for executing the encryption and the decryption operations, which also communicates with the main processor core with the high speed fast simplex link (FSL) as and when required. The proposed design allows our hardware to perform multi-tasking, which is performed by a dedicated crypto co-processor executing the crypto functions and the main processor core executing the other application tasks. So in a sense our co-processor based design is novel, as it provides a high speed hardware execution of the crypto functions as well as provides the flexibility of executing the other application tasks on the main processor core of the system. Our implementation worked successfully for encryption and decryption of data over an Ethernet network. To the best of our knowledge, the co-processor based architectural design of AES-256 using FPGA devices, is first of its kind. Our design proves to be efficient in terms of throughput and resource utilization in comparison with the related research works.
引用
收藏
页码:632 / 638
页数:7
相关论文
共 50 条
  • [1] An FPGA Co-Processor Implementation of Homomorphic Encryption
    Cousins, David Bruce
    Golusky, John
    Rohloff, Kurt
    Sumorok, Daniel
    2014 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2014,
  • [2] DESIGN AND IMPLEMENTATION OF ROUGH SET CO-PROCESSOR ON FPGA
    Tiwari, Kanchan S.
    Kothari, Ashwin G.
    INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2015, 11 (02): : 641 - 656
  • [3] A Low Cost Advanced Encryption Standard (AES) Co-Processor Implementation
    Hernandez, Orlando J.
    Sodon, Thomas
    Adel, Michael
    Kupp, Nathan
    JOURNAL OF COMPUTER SCIENCE & TECHNOLOGY, 2008, 8 (01): : 8 - 14
  • [4] Hi-performance co-processor based on FPGA
    Gromilin, GI
    Devjatajkin, AM
    Lysakov, KF
    Shadrin, MJ
    Proceedings of the Second IASTED International Multi-Conference on Automation, Control, and Information Technology - Automation, Control, and Applications, 2005, : 89 - 92
  • [5] A Security Comparison between AES-128 and AES-256 FPGA implementations against DPA attacks
    Zuniga Gonzalez, Virginia
    Tena-Sanchez, Erica
    Acosta, Antonio J.
    2023 38TH CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS, DCIS, 2023,
  • [6] Reconfigurable parallel VLSI co-processor for space robots using FPGA
    Wei, R.
    Jin, M. H.
    Xia, J. J.
    Xie, Z. W.
    Liu, H.
    2006 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND BIOMIMETICS, VOLS 1-3, 2006, : 374 - +
  • [7] A Unified Co-Processor Architecture for Matrix Decomposition
    窦勇
    周杰
    邬贵明
    姜晶菲
    雷元武
    倪时策
    JournalofComputerScience&Technology, 2010, 25 (04) : 874 - 885
  • [8] A Unified Co-Processor Architecture for Matrix Decomposition
    Yong Dou
    Jie Zhou
    Gui-Ming Wu
    Jing-Fei Jiang
    Yuan-Wu Lei
    Shi-Ce Ni
    Journal of Computer Science and Technology, 2010, 25 : 874 - 885
  • [9] A Unified Co-Processor Architecture for Matrix Decomposition
    Dou, Yong
    Zhou, Jie
    Wu, Gui-Ming
    Jiang, Jing-Fei
    Lei, Yuan-Wu
    Ni, Shi-Ce
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2010, 25 (04) : 874 - 885
  • [10] An Efficient OpenCL-Based Implementation of a SHA-3 Co-Processor on an FPGA-Centric Platform
    Bensalem, Hachem
    Blaquiere, Yves
    Savaria, Yvon
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023, 70 (03) : 1144 - 1148