Submicron mapping of strain distributions induced by three-dimensional through-silicon via features

被引:15
|
作者
Murray, Conal E. [1 ]
Graves-Abe, T. [2 ]
Robison, R. [3 ]
Cai, Z. [4 ]
机构
[1] IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA
[2] IBM Corp, Semicond Res & Dev Ctr, Hopewell Jct, NY 12257 USA
[3] IBM Corp, Microelect Div, Essex Jct, VT 05452 USA
[4] Argonne Natl Lab, Adv Photon Source, Argonne, IL 60439 USA
关键词
MECHANICAL-STRESS; RAMAN-SPECTROSCOPY; IMPACT; SI; CU;
D O I
10.1063/1.4812481
中图分类号
O59 [应用物理学];
学科分类号
摘要
Strain distributions within the active layer of a silicon-on-insulator substrate induced by through-silicon via (TSV) structures were mapped using x-ray microbeam diffraction. The interaction region of the out-of-plane strain, epsilon(33), from a TSV feature containing copper metallization extended approximately 6 mu m from the TSV outer edge for circular and annular geometries. Measurements conducted on identical TSV structures without copper reveal that strain fields generated by the liner materials extend a similar distance and with comparable magnitude as those with copper. FEM-based simulations show the total interaction region induced by the TSV can extend farther than that of epsilon(33). (C) 2013 AIP Publishing LLC.
引用
收藏
页数:5
相关论文
共 50 条
  • [31] Fabrication and electrical characterization of sub-micron diameter through-silicon via for heterogeneous three-dimensional integrated circuits
    Abbaspour, R.
    Brown, D. K.
    Bakir, M. S.
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2017, 27 (02)
  • [32] Evaluation of Cu Diffusion From Cu Through-Silicon Via (TSV) in Three-Dimensional LSI by Transient Capacitance Measurement
    Bea, Jichel
    Lee, Kangwook
    Fukushima, Takafumi
    Tanaka, Tetsu
    Koyanagi, Mitsumasa
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (07) : 940 - 942
  • [33] Characterization of thermal stresses in through-silicon vias for three-dimensional interconnects by bending beam technique
    Ryu, Suk-Kyu
    Jiang, Tengfei
    Lu, Kuan H.
    Im, Jay
    Son, Ho-Young
    Byun, Kwang-Yoo
    Huang, Rui
    Ho, Paul S.
    APPLIED PHYSICS LETTERS, 2012, 100 (04)
  • [34] Thermal Analysis of Three-Dimensional ICs, Investigating The Effect of Through-Silicon Vias and Fabrication Parameters
    Said, Mostafa
    Mehdipour, Farhad
    El-Sayed, Mohamed
    2013 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2013, : 165 - 168
  • [35] Submicron mapping of strained silicon-on-insulator features induced
    Murray, Conal E.
    Sankarapandian, M.
    Polvino, S. M.
    Noyan, I. C.
    Lai, B.
    Cai, Z.
    APPLIED PHYSICS LETTERS, 2007, 90 (17)
  • [36] A micro-channel cooling model for a three-dimensional integrated circuit considering through-silicon vias
    Wang K.-J.
    Sun H.-C.
    Wang K.-Z.
    Micro and Nanosystems, 2021, 13 (01) : 49 - 54
  • [37] Electrical Modeling and Characterization of Through Silicon via for Three-Dimensional ICs
    Katti, Guruprasad
    Stucchi, Michele
    De Meyer, Kristin
    Dehaene, Wim
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (01) : 256 - 262
  • [38] Three-Dimensional Coaxial Through-Silicon-Via (TSV) Design
    Xu, Zheng
    Lu, Jian-Qiang
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (10) : 1441 - 1443
  • [39] Compact Modelling of Through-Silicon Vias (TSVs) in Three-Dimensional (3-D) Integrated Circuits
    Weerasekera, Roshan
    Grange, Matt
    Pamunuwa, Dinesh
    Tenhunen, Hannu
    Zheng, Li-Rong
    2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 322 - +
  • [40] Texture and Grain Size Investigation in the Copper Plated Through-Silicon via for Three-Dimensional Chip Stacking Using Electron Backscattering Diffraction
    Kadota, Hiroyuki
    Kanno, Ryuichi
    Ito, Masahiko
    Onuki, Jin
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2011, 14 (05) : D48 - D51