共 50 条
- [34] Thermal Analysis of Three-Dimensional ICs, Investigating The Effect of Through-Silicon Vias and Fabrication Parameters 2013 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2013, : 165 - 168
- [39] Compact Modelling of Through-Silicon Vias (TSVs) in Three-Dimensional (3-D) Integrated Circuits 2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 322 - +