Submicron mapping of strain distributions induced by three-dimensional through-silicon via features

被引:15
|
作者
Murray, Conal E. [1 ]
Graves-Abe, T. [2 ]
Robison, R. [3 ]
Cai, Z. [4 ]
机构
[1] IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA
[2] IBM Corp, Semicond Res & Dev Ctr, Hopewell Jct, NY 12257 USA
[3] IBM Corp, Microelect Div, Essex Jct, VT 05452 USA
[4] Argonne Natl Lab, Adv Photon Source, Argonne, IL 60439 USA
关键词
MECHANICAL-STRESS; RAMAN-SPECTROSCOPY; IMPACT; SI; CU;
D O I
10.1063/1.4812481
中图分类号
O59 [应用物理学];
学科分类号
摘要
Strain distributions within the active layer of a silicon-on-insulator substrate induced by through-silicon via (TSV) structures were mapped using x-ray microbeam diffraction. The interaction region of the out-of-plane strain, epsilon(33), from a TSV feature containing copper metallization extended approximately 6 mu m from the TSV outer edge for circular and annular geometries. Measurements conducted on identical TSV structures without copper reveal that strain fields generated by the liner materials extend a similar distance and with comparable magnitude as those with copper. FEM-based simulations show the total interaction region induced by the TSV can extend farther than that of epsilon(33). (C) 2013 AIP Publishing LLC.
引用
收藏
页数:5
相关论文
共 50 条
  • [21] Three-Dimensional Integrated Circuit (3D IC) Key Technology: Through-Silicon Via (TSV)
    Shen, Wen-Wei
    Chen, Kuan-Neng
    NANOSCALE RESEARCH LETTERS, 2017, 12
  • [22] The effective control of Cu through-silicon via extrusion for three-dimensional integrated circuits by a metallic cap layer
    Jalilvand, Golareh
    Ahmed, Omar
    Spinella, Laura
    Zhou, Le
    Jiang, Tengfei
    SCRIPTA MATERIALIA, 2019, 164 : 101 - 104
  • [23] Optimization of through silicon via for three-dimensional integration
    Du, Li
    Shi, Tielin
    Chen, Pengfei
    Su, Lei
    Shen, Junjie
    Shao, Jie
    Liao, Guanglan
    MICROELECTRONIC ENGINEERING, 2015, 139 : 31 - 38
  • [24] Copper Anisotropy Effects in Three-Dimensional Integrated Circuits Using Through-Silicon Vias
    Karmarkar, Aditya P.
    Xu, Xiaopeng
    Yeap, Kong-Boon
    Zschech, Ehrenfried
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2012, 12 (02) : 225 - 232
  • [25] Improving Performance and Fabrication Metrics of Three-Dimensional ICs by Multiplexing Through-Silicon Vias
    Said, Mostafa
    Mehdipour, Farhad
    El-Sayed, Mohamed
    16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), 2013, : 925 - 932
  • [26] Thermal and mechanical reliability of thermal through-silicon vias in three-dimensional integrated circuits
    Qu, Chenlei
    Dai, Ruoyu
    Zheng, Jieqing
    Hu, Yusheng
    Zhang, Jinhao
    MICROELECTRONICS RELIABILITY, 2023, 143
  • [27] Electrical Modeling of Carbon Nanotube Based Through-Silicon Vias for Three-dimensional ICs
    Zheng, J.
    Gao, X.
    Zhao, W. -S.
    Wang, G.
    2016 PROGRESS IN ELECTROMAGNETICS RESEARCH SYMPOSIUM (PIERS), 2016, : 2594 - 2597
  • [28] Leakage current conduction mechanism of three-dimensional capacitors embedded in through-silicon vias
    Lin, Ye
    Tan, Chuan Seng
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2018, 57 (07)
  • [29] Test-wrapper optimisation for embedded cores in through-silicon via-based three-dimensional system on chips
    Noia, B.
    Chakrabarty, K.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2011, 5 (03): : 186 - 197
  • [30] Through-Silicon Photonic Via and Unidirectional Coupler for High-Speed Data Transmission in Optoelectronic Three-Dimensional LSI
    Noriki, Akihiro
    Lee, Kangwook
    Bea, Jicheol
    Fukushima, Takafumi
    Tanaka, Tetsu
    Koyanagi, Mitsumasa
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (02) : 221 - 223