Radiation-Hardened, Read-Disturbance-Free New-Quatro-10T Memory Cell for Aerospace Applications

被引:14
作者
Wen, Liang [1 ]
Zhang, Yuejun [2 ]
Wang, Pengjun [3 ]
机构
[1] China Coast Guard Acad, Dept Elect Technol, Ningbo 315801, Peoples R China
[2] Ningbo Univ, Fac Elect Engn & Comp Sci, Ningbo 315211, Peoples R China
[3] Wenzhou Univ, Inst Elect & Elect, Wenzhou 325035, Peoples R China
基金
中国国家自然科学基金;
关键词
Aerospace; memory; quarto; radiation-hardened; read-disturbance-free; single-event upset (SEU); soft error; DESIGN;
D O I
10.1109/TVLSI.2020.2991755
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Soft error protection is a paramount requirement for memories exposed to radiation environment. To satisfy the demand, a radiation-hardened new-quatro 10T memory cell is proposed in this brief, which is immune to single-node upset and also has high resilience to multinode upset while features read-disturbance-free benefiting from its internal quad-node interlocked feedback mechanism. Simulation results show that it provides ample radiation robustness to single event and gives 1.75x improvements in multinode upset tolerance when compared with the previous 12T dual-interlocked storage cell (DICE-12T) bitcell, signifying the higher fault tolerance capability. In addition, the proposed design also achieves 6.48x enhancement in read noise margin when compared with the DICE-12T bitcell while compromising only 2.1x larger area than a reference 6T cell based on a 65-nm logic design rule, exhibiting the superiority in read stability.
引用
收藏
页码:1935 / 1939
页数:5
相关论文
共 18 条
[1]   Single Event Upsets in Deep-Submicrometer Technologies Due to Charge Sharing [J].
Amusan, Oluwole A. ;
Massengill, Lloyd W. ;
Baze, Mark P. ;
Sternberg, Andrew L. ;
Witulski, Arthur F. ;
Bhuva, Bharat L. ;
Black, Jeffrey D. .
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2008, 8 (03) :582-589
[2]   A Low-Voltage Radiation-Hardened 13T SRAM Bitcell for Ultralow Power Space Applications [J].
Atias, Lior ;
Teman, Adam ;
Giterman, Robert ;
Meinerzhagen, Pascal ;
Fish, Alexander .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (08) :2622-2633
[3]   Upset hardened memory design for submicron CMOS technology [J].
Calin, T ;
Nicolaidis, M ;
Velazco, R .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1996, 43 (06) :2874-2878
[4]   We-Quatro: Radiation-Hardened SRAM Cell With Parametric Process Variation Tolerance [J].
Dang, Le Dinh Trang ;
Kim, Jin Sang ;
Chang, Ik Joon .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2017, 64 (09) :2489-2496
[5]   Design of Area-Efficient and Highly Reliable RHBD 10T Memory Cell for Aerospace Applications [J].
Guo, Jing ;
Zhu, Lei ;
Sun, Yu ;
Cao, Huiliang ;
Huang, Hai ;
Wang, Tianqi ;
Qi, Chunhua ;
Zhang, Rongsheng ;
Cao, Xuebing ;
Xiao, Liyi ;
Mao, Zhigang .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (05) :991-994
[6]   Novel Radiation-Hardened-by-Design (RHBD) 12T Memory Cell for Aerospace Applications in Nanoscale CMOS Technology [J].
Guo, Jing ;
Zhu, Lei ;
Liu, Wenyi ;
Huang, Hai ;
Liu, Shanshan ;
Wang, Tianqi ;
Xiao, Liyi ;
Mao, Zhigang .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (05) :1593-1600
[7]   Novel Low-Power and Highly Reliable Radiation Hardened Memory Cell for 65 nm CMOS Technology [J].
Guo, Jing ;
Xiao, Liyi ;
Mao, Zhigang .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (07) :1994-2001
[8]   A Soft Error Tolerant 10T SRAM Bit-Cell With Differential Read Capability [J].
Jahinuzzaman, Shah M. ;
Rennie, David J. ;
Sachdev, Manoj .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2009, 56 (06) :3768-3773
[9]  
Jung IS, 2012, MIDWEST SYMP CIRCUIT, P714
[10]   Analysis and Design of Nanoscale CMOS Storage Elements for Single-Event Hardening With Multiple-Node Upset [J].
Lin, Sheng ;
Kim, Yong-Bin ;
Lombardi, Fabrizio .
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2012, 12 (01) :68-77