Throughput Maximization for Periodic Real-Time Systems under the Maximal Temperature Constraint

被引:90
作者
Huang, Huang [1 ]
Chaturvedi, Vivek [1 ]
Quan, Gang [1 ]
Fan, Jeffrey [1 ]
Qiu, Meikang [2 ]
机构
[1] Florida Int Univ, Miami, FL 33199 USA
[2] San Jose State Univ, San Jose, CA 95192 USA
基金
美国国家科学基金会;
关键词
Algorithms; Performance; Thermal management; task scheduling; dynamic voltage scaling; leakage/temperature dependency; FEASIBILITY ANALYSIS; AWARE; RUN;
D O I
10.1145/2544375.2544390
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this article, we study the problem of how to maximize the throughput of a periodic real-time system under a given peak temperature constraint. We assume that different tasks in our system may have different power and thermal characteristics. Two scheduling approaches are presented. The first is built upon processors that can be in either active or sleep mode. By judiciously selecting tasks with different thermal characteristics as well as alternating the processor's active/sleep mode, the sleep period required to cool down the processor is kept at a minimum level, and, as the result, the throughput is maximized. We further extend this approach for processors with dynamic voltage/frequency scaling (DVFS) capability. Our experiments on a large number of synthetic test cases as well as real benchmark programs show that the proposed methods not only consistently outperform the existing approaches in terms of throughput maximization, but also significantly improve the feasibility of tasks when a more stringent temperature constraint is imposed.
引用
收藏
页数:22
相关论文
共 39 条
[1]   Speed scaling to manage energy and temperature [J].
Bansal, Nikhil ;
Kimbrel, Tracy ;
Pruhs, Kirk .
JOURNAL OF THE ACM, 2007, 54 (01)
[2]  
Bao M, 2010, DES AUT TEST EUROPE, P21
[3]  
Bao M, 2009, DES AUT CON, P490
[4]  
Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI 10.1109/ISCA.2000.854380
[5]   Dynamic thermal management for high-performance microprocessors [J].
Brooks, D ;
Martonosi, M .
HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, 2001, :171-182
[6]  
Chantem T, 2009, I SYMPOS LOW POWER E, P105
[7]  
Chaturvedi V., 2010, ICESS, P1802
[8]  
Chen JJ, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P408
[9]  
Chong Sun, 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P117
[10]  
Coskun AK, 2009, DES AUT TEST EUROPE, P1410