A Novel Tunable Grounded Positive and Negative Impedance Multiplier

被引:32
作者
Al-Absi, Munir A. [1 ]
Abuelma'atti, Muhammad T. [1 ]
机构
[1] King Fahd Univ Petr & Minerals, Dept Elect Engn, Dhahran 31261, Saudi Arabia
关键词
Tunable impedance multiplier; integrated circuits; negative impedance; filters; compensation;
D O I
10.1109/TCSII.2018.2874511
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This brief presents a new tunable impedance multiplier with high multiplication factor. The proposed design uses a single externally connected resistor and can be made free of passive elements. The proposed circuit can realize a positive or a negative impedance multiplier. The functionality of the proposed design is confirmed using PSPICE simulation and practical measurements. Applications of the design in filters are also presented. The simulation and experimental results show that the new design enjoys a multiplication factor above 400 and 2 Hz to 7 MHz.
引用
收藏
页码:924 / 927
页数:4
相关论文
共 13 条
[1]   Electronically tunable capacitance multiplier and frequency-dependent negative-resistance simulator using the current-controlled current conveyor [J].
Abuelma'atti, MT ;
Tasadduq, NA .
MICROELECTRONICS JOURNAL, 1999, 30 (09) :869-873
[2]   NOVEL ELECTRONICALLY TUNABLE C-MULTIPLIERS [J].
AHMED, MT ;
KHAN, IA ;
MINHAJ, N .
ELECTRONICS LETTERS, 1995, 31 (01) :9-11
[3]  
Al-Absi MA, 2016, INT MULTICONF SYST, P695, DOI 10.1109/SSD.2016.7473774
[4]   Universal immittance function simulators using current conveyors [J].
Çiçekoglu, O ;
Toker, A ;
Kuntman, H .
COMPUTERS & ELECTRICAL ENGINEERING, 2001, 27 (03) :227-238
[5]   Capacitance Super Multiplier for Sub-Hertz Low-Pass Integrated Filters [J].
Germanovix, Walter ;
Bonizzoni, Edoardo ;
Maloberti, Franco .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (03) :301-305
[6]  
Kamath DV, 2018, PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON INVENTIVE SYSTEMS AND CONTROL (ICISC 2018), P1187, DOI 10.1109/ICISC.2018.8398992
[7]   Current conveyor based R- and C-multiplier circuits [J].
Khan, AA ;
Bimal, S ;
Dey, KK ;
Roy, SS .
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2002, 56 (05) :312-316
[8]  
Kulej T, 2009, MIXDES 2009: PROCEEDINGS OF THE 16TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, P316
[9]   Capacitance multiplier with large multiplication factor, high accuracy, and low power and silicon area for floating applications [J].
Padilla-Cantoya, Ivan ;
Rizo-Dominguez, Luis ;
Molinar-Solis, Jesus E. .
IEICE ELECTRONICS EXPRESS, 2018, 15 (03)
[10]   Enhanced Grounded Capacitor Multiplier and Its Floating Implementation for Analog Filters [J].
Padilla-Cantoya, Ivan ;
Furth, Paul M. .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (10) :962-966