共 14 条
- [1] Dupuis S, 2014, IEEE INT ON LINE, P49, DOI 10.1109/IOLTS.2014.6873671
- [2] Anti-Counterfeit Techniques: From Design to Resign [J]. 2013 14TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR TEST AND VERIFICATION (MTV): COMMON CHALLENGES AND SOLUTIONS, 2013, : 89 - 94
- [3] Fault Analysis-Based Logic Encryption [J]. IEEE TRANSACTIONS ON COMPUTERS, 2015, 64 (02) : 410 - 424
- [4] Rajendran J, 2012, DES AUT TEST EUROPE, P953
- [5] Rajendran J, 2012, DES AUT CON, P83
- [6] Roy JA, 2008, DES AUT TEST EUROPE, P948
- [7] Shamsi K, 2017, 2017 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P95, DOI 10.1109/HST.2017.7951805
- [8] Subramanyan P, 2015, 2015 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P137, DOI 10.1109/HST.2015.7140252
- [9] Mitigating SAT Attack on Logic Locking [J]. CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2016, 2016, 9813 : 127 - 146
- [10] Yasin M., 2017, VERY LARGE SCALE INT, P1