Linear Approximation and Differential Attacks on Logic Locking Techniques

被引:0
作者
Bairwa, Ghanshyam [1 ]
Mandal, Souvik [1 ]
Nikhil, Tatavarthy Venkat [1 ]
Mazumdar, Bodhisatwa [1 ]
机构
[1] Indian Inst Technol Indore, Discipline Comp Sci & Engn, Indore, Madhya Pradesh, India
来源
2019 32ND INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2019 18TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID) | 2019年
关键词
Logic locking; key gate; linear approximation; input differential; output differential;
D O I
10.1109/VLSID.2019.00081
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Logic locking is a protection technique for out-sourced integrated circuit (IC) designs that thwarts IC piracy and IC counterfeiting by untrusted foundries. In logic locking, the key gates used for masking the circuit adds to the area overhead of the original circuit, and hence increases the power consumption too. In this paper, we mount linear approximation attacks and differential attacks on random logic locking (RLL), fault-analysis based logic locking (FLL), and strong logic locking (SLL) techniques. We present our results on ISCAS'85 benchmark circuits. In linear approximation attack, the combinatorial blocks partitioned and expressed as linear expressions to derive a relation between the key inputs and the primary inputs of the circuit. In differential attacks, we could recover the embedded secret key in device with attack effort lesser than exhaustive search attack.
引用
收藏
页码:365 / 370
页数:6
相关论文
共 14 条
  • [1] Dupuis S, 2014, IEEE INT ON LINE, P49, DOI 10.1109/IOLTS.2014.6873671
  • [2] Anti-Counterfeit Techniques: From Design to Resign
    Guin, Ujjwal
    Forte, Domenic
    Tehranipoor, Mohammad
    [J]. 2013 14TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR TEST AND VERIFICATION (MTV): COMMON CHALLENGES AND SOLUTIONS, 2013, : 89 - 94
  • [3] Fault Analysis-Based Logic Encryption
    Rajendran, Jeyavijayan
    Zhang, Huan
    Zhang, Chi
    Rose, Garrett S.
    Pino, Youngok
    Sinanoglu, Ozgur
    Karri, Ramesh
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2015, 64 (02) : 410 - 424
  • [4] Rajendran J, 2012, DES AUT TEST EUROPE, P953
  • [5] Rajendran J, 2012, DES AUT CON, P83
  • [6] Roy JA, 2008, DES AUT TEST EUROPE, P948
  • [7] Shamsi K, 2017, 2017 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P95, DOI 10.1109/HST.2017.7951805
  • [8] Subramanyan P, 2015, 2015 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P137, DOI 10.1109/HST.2015.7140252
  • [9] Mitigating SAT Attack on Logic Locking
    Xie, Yang
    Srivastava, Ankur
    [J]. CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2016, 2016, 9813 : 127 - 146
  • [10] Yasin M., 2017, VERY LARGE SCALE INT, P1