Low-power high-performance CMOS 5-2 compressor with 58 transistors

被引：12
|
作者：
Balobas, D. [1 ]
Konofaos, N. [1 ]
机构：
[1] Aristotle Univ Thessaloniki, Dept Informat, Thessaloniki 54124, Greece
来源：
ELECTRONICS LETTERS | 2018年 / 54卷 / 05期
关键词：
low-power electronics; CMOS integrated circuits; MOSFET; compressors; integrated circuit design; low-power high-performance CMOS 5-2 compressor; transistor; partial product reduction stage; CMOS multiplier; power-delay performance; DESIGN;
D O I：
10.1049/el.2017.3339
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Compressors are the fundamental components in the partial product reduction stage of CMOS multipliers. A new design is presented for the CMOS 5-2 compressor with 58 transistors, which is the lowest reported device count for such a circuit. Simulation results show that the proposed 5-2 compressor has significantly improved power-delay performance compared to previously proposed approaches.
引用
收藏
页码：278 / 280
页数：2
相关论文
共 50 条
  • [41] Very Fast, High-Performance 5-2 and 7-2 Compressors in CMOS Process for Rapid Parallel Accumulations
    Fathi, Amir
    Mashoufi, Behbood
    Azizian, Sarkis
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (06) : 1403 - 1412
  • [42] NEDA: A low-power high-performance DCT architecture
    Shams, AM
    Chidanandan, A
    Pan, W
    Bayoumi, MA
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2006, 54 (03) : 955 - 964
  • [43] Low-power high-performance arithmetic circuits and architectures
    Fahim, AM
    Elmasry, MI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (01) : 90 - 94
  • [44] A High-Performance, Low-Power Linear Algebra Core
    Pedram, Ardavan
    Gerstlauer, Andreas
    van de Geijn, Robert A.
    ASAP 2011 - 22ND IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2011), 2011, : 35 - 42
  • [45] Designing low-power/high-performance handheld systems
    Ribeiro, M
    ELECTRONIC DESIGN, 1998, 46 (22) : 96H - 96H
  • [46] Trends in high-performance, low-power processor architectures
    Murakami, K
    Magoshi, H
    IEICE TRANSACTIONS ON ELECTRONICS, 2001, E84C (02): : 131 - 138
  • [47] Extended 90 nm CMOS technology with high manufacturability for high-performance, low-power, RF/analog applications
    Takao, Y
    Nakai, S
    Horiguchi, N
    FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2003, 39 (01): : 32 - 39
  • [48] High-Performance InSb Based Quantum Well Field Effect Transistors for Low-Power Dissipation Applications
    Ashley, T.
    Emeny, M. T.
    Hayes, D. G.
    Hilton, K. P.
    Jefferies, R.
    Maclean, J. O.
    Smith, S. J.
    Tang, A. W-H.
    Wallis, D. J.
    Webber, P. J.
    2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 793 - 796
  • [49] High-performance low-power CMOS circuits using multiple channel length and multiple oxide thickness
    Sirisantana, N
    Wei, LQ
    Roy, K
    2000 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2000, : 227 - 232
  • [50] Novel Architectures for high-speed and low-power 3-2, 4-2 and 5-2 compressors
    Veeramachaneni, Sreehari
    Kirthi Krishna, M.
    Avinash, Lingamneni
    Puppala, Sreekanth Reddy
    Srinivas, M. B.
    20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 324 - +
12345