Low-power high-performance CMOS 5-2 compressor with 58 transistors

被引：12

作者：

Balobas, D. ^{[1
]}

Konofaos, N. ^{[1
]}

机构：

[1] Aristotle Univ Thessaloniki, Dept Informat, Thessaloniki 54124, Greece

来源：

ELECTRONICS LETTERS | 2018年 / 54卷 / 05期

关键词：

low-power electronics; CMOS integrated circuits; MOSFET; compressors; integrated circuit design; low-power high-performance CMOS 5-2 compressor; transistor; partial product reduction stage; CMOS multiplier; power-delay performance; DESIGN;

D O I：

10.1049/el.2017.3339

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Compressors are the fundamental components in the partial product reduction stage of CMOS multipliers. A new design is presented for the CMOS 5-2 compressor with 58 transistors, which is the lowest reported device count for such a circuit. Simulation results show that the proposed 5-2 compressor has significantly improved power-delay performance compared to previously proposed approaches.

引用

页码：278 / 280

页数：2

共 50 条

[21] CMOS High-Performance 5-2 and 6-2 Compressors for High-Speed Parallel Multipliers
Rahnamaei, Ali
INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2020, 50 (02): : 115 - 123
[22] Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits
Chang, CH
Gu, JM
Zhang, MY
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (10) : 1985 - 1997
[23] Sub-5 nm Ultrathin In2O3 Transistors for High-Performance and Low-Power Electronic Applications
Xu, Linqiang
Xu, Lianqiang
Lan, Jun
Li, Yida
Li, Qiuhui
Wang, Aili
Guo, Ying
Ang, Yee Sin
Quhe, Ruge
Lu, Jing
ACS APPLIED MATERIALS & INTERFACES, 2024, 16 (18) : 23536 - 23543
[24] High-Performance and Low-Power p-Channel Transistors Based on Monolayer Be2C
Guo, Xinwei
Hu, Xuemin
Zhang, Shuyu
Yang, Jialin
Chen, Chuyao
Zhang, Jingwen
Qu, Hengze
Zhang, Shengli
Zhou, Wenhan
ACS APPLIED MATERIALS & INTERFACES, 2023, 15 (46) : 53644 - 53650
[25] 0.18 mu m CMOS technology for high-performance, low-power, and RF applications
Holloway, TC
Dixit, GA
Grider, DT
Ashburn, SP
Aggarwal, R
Shih, A
Zhang, X
Misium, G
Esquivel, AL
Jain, M
Madan, S
Breedijk, T
Singh, A
Thakar, G
Shinn, G
Riemenschneider, B
OBrien, S
Frystak, D
Kittl, J
Amerasekera, A
Aur, S
Nicollian, P
Aldrich, D
Eklund, B
Appel, A
Bowles, C
Parrill, T
1997 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1997, : 13 - 14
[26] HIGH-PERFORMANCE LOW-POWER CMOS MEMORIES USING SILICON-ON-SAPPHIRE TECHNOLOGY
BOLEKY, EJ
MEYER, JE
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1972, SC 7 (02) : 135 - &
[27] High-performance low-power FFT cores
Han, Wei
Erdogan, Ahmet T.
Arslan, Tughrul
Hasan, Mohd.
ETRI JOURNAL, 2008, 30 (03) : 451 - 460
[28] Design and performance analysis of an ultra-high-speed 5-2 compressor
Fathi, Amir
Ghasemi, Mir Majid
Khoei, Abdollah
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2022, 50 (05) : 1576 - 1588
[29] Skewed CMOS: Noise-immune high-performance low-power static circuit family
Solomatnikov, A
Somasekhar, D
Roy, K
Koh, CK
2000 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2000, : 241 - 246
[30] Skewed CMOS: Noise-tolerant high-performance low-power static circuit family
Solomatnikov, A
Somasekhar, D
Sirisantana, N
Roy, K
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (04) : 469 - 476

← 1 2 3 4 5 →