The vector fixed point unit of the synergistic processor element of the cell architecture processor

被引:1
作者
Mäding, N [1 ]
Leenstra, J [1 ]
Pille, J [1 ]
Sautter, R [1 ]
Büttner, S [1 ]
Ehrenreich, S [1 ]
Haller, W [1 ]
机构
[1] IBM Entwicklung GMBH, Boblingen, Germany
来源
ESSCIRC 2005: PROCEEDINGS OF THE 31ST EUROPEAN SOLID-STATE CIRCUITS CONFERENCE | 2005年
关键词
D O I
10.1109/ESSCIR.2005.1541595
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A Vector Fixed Point Unit (FXU) is designed to speed up multi-media processing. The FXU implements SIMD style integer arithmetic and permute operations. The adder, rotator and permute structure enables the use of static circuits only. The FXU was fabricated using IBM 90nm CMOS SOI technology.
引用
收藏
页码:203 / 206
页数:4
相关论文
共 50 条
  • [41] Fast training of support vector machines on the Cell processor
    Marzolla, Moreno
    NEUROCOMPUTING, 2011, 74 (17) : 3700 - 3707
  • [42] Barrier Synchronization for CELL Multi-Processor Architecture
    Bai, Shuwei
    Zhou, Qingguo
    Zhou, Rui
    Li, Lian
    2008 FIRST IEEE INTERNATIONAL CONFERENCE ON UBI-MEDIA COMPUTING AND WORKSHOPS, PROCEEDINGS, 2008, : 155 - 158
  • [43] Cell broadband engine processor vault security architecture
    Shimizu, Kanna
    Hofstee, H. Peter
    Liberty, John S.
    IBM Journal of Research and Development, 2007, 51 (05): : 521 - 528
  • [44] Cell broadband engine processor vault security architecture
    Shimizu, K.
    Hofstee, H. P.
    Liberty, J. S.
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2007, 51 (05) : 521 - 528
  • [45] The Design of a RISC processor based on a fixed-point ISA of MIPS R2000 processor for telecommunication applications
    EDA Laboratory, Iran Telecommunication Res. Center, Nothern Amirabad, Tehran, 14399, Iran
    Recent Adv. Commun. Comput. Sci., (379-383):
  • [46] Accuracy-aware processor customisation for fixed-point arithmetic
    Vakili, Shervin
    Langlois, J. M. Pierre
    Bois, Guy
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2016, 10 (01) : 1 - 11
  • [47] Modular vector processor architecture targeting at data-level parallelism
    Rooholamin, Seyed A.
    Ziavras, Sotirios G.
    MICROPROCESSORS AND MICROSYSTEMS, 2015, 39 (4-5) : 237 - 249
  • [48] A fixed-point MPEG audio processor for low freqeuncy operation
    Yi, Y
    Park, IC
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 300 - 303
  • [49] Fixed point error analysis of cordic processor based on the variance propagation
    Park, SY
    Cho, NI
    2003 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL II, PROCEEDINGS: SPEECH II; INDUSTRY TECHNOLOGY TRACKS; DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS; NEURAL NETWORKS FOR SIGNAL PROCESSING, 2003, : 565 - 568
  • [50] Design of A Configurable Fixed-point Multiplier for Digital Signal Processor
    Zhang, Xinyue
    Li, Zhaolin
    Zheng, Qingwei
    2009 ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIMEASIA 2009), 2009, : 217 - +