The vector fixed point unit of the synergistic processor element of the cell architecture processor

被引：1

作者：

Mäding, N ^{[1
]}

Leenstra, J ^{[1
]}

Pille, J ^{[1
]}

Sautter, R ^{[1
]}

Büttner, S ^{[1
]}

Ehrenreich, S ^{[1
]}

Haller, W ^{[1
]}

机构：

[1] IBM Entwicklung GMBH, Boblingen, Germany

来源：

ESSCIRC 2005: PROCEEDINGS OF THE 31ST EUROPEAN SOLID-STATE CIRCUITS CONFERENCE | 2005年

关键词：

D O I：

10.1109/ESSCIR.2005.1541595

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A Vector Fixed Point Unit (FXU) is designed to speed up multi-media processing. The FXU implements SIMD style integer arithmetic and permute operations. The adder, rotator and permute structure enables the use of static circuits only. The FXU was fabricated using IBM 90nm CMOS SOI technology.

引用

页码：203 / 206

页数：4

共 50 条

[31] Radiation effects in a fixed-point digital signal processor
Crain, S.H.
Velazco, R.
Alvarez, M.T.
Bofill, A.
Yu, P.
Koga, R.
IEEE Radiation Effects Data Workshop, 1999, : 30 - 34
[32] ARCHITECTURE OF A VSLI VECTOR QUANTIZATION PROCESSOR FOR SPEECH PROCESSING SYSTEMS
PREISS, E
PFLEIDERER, HJ
NTZ ARCHIV, 1988, 10 (09): : 227 - 236
[33] MVPA: An FPGA based Multi-Vector Processor Architecture
Hussain, Tassadaq
Palomar, Oscar
Cristal, Adrian
Ayguade, Eduard
Haider, Amna
2016 13TH INTERNATIONAL BHURBAN CONFERENCE ON APPLIED SCIENCES AND TECHNOLOGY (IBCAST), 2016, : 213 - 218
[34] Architecture of cell array neuro-processor
Morishita, T
Teramoto, I
EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, 1997, 1259 : 277 - 288
[35] Viterbi decoding on a co-processor architecture with vector parallelism
Engin, N
van Berkel, K
SIPS 2003: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2003, : 334 - 339
[36] Looking into the implementation of AC motor control on a fixed point processor
Poussin, HD
Grenier, D
Labrique, F
Legat, JD
IEMDC'99 - IEEE INTERNATIONAL ELECTRIC MACHINES AND DRIVES CONFERENCE, PROCEEDINGS, 1999, : 519 - 521
[37] A VIDEO DIGITAL SIGNAL PROCESSOR WITH A VECTOR-PIPELINE ARCHITECTURE
AONO, K
TOYOKURA, M
ARAKI, T
OHTANI, A
KODAMA, H
OKAMOTO, K
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (12) : 1886 - 1894
[38] Performance of an embedded optical vector matrix multiplication processor architecture
Yang, C.
Cui, G. X.
Huang, Y. Y.
Wu, L.
Yang, H.
Zhang, Y. H.
IET OPTOELECTRONICS, 2010, 4 (04) : 159 - 164
[39] AN INTEGRATED FLOATING POINT VECTOR PROCESSOR FOR DSP AND SCIENTIFIC COMPUTING
SPADERNA, D
GREEN, P
TAM, K
DATTA, T
KUMAR, M
PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 8 - 13
[40] Low-power design approach of 11FO4 256-Kbyte embedded Sram for the synergistic processor element of a cell processor
Asano, T
Silberman, J
Dhong, SH
Takahashi, O
White, M
Cottier, S
Nakazato, T
Kawasumi, A
Yoshihara, H
IEEE MICRO, 2005, 25 (05) : 30 - 38

← 1 2 3 4 5 →