The vector fixed point unit of the synergistic processor element of the cell architecture processor

被引：1

作者：

Mäding, N ^{[1
]}

Leenstra, J ^{[1
]}

Pille, J ^{[1
]}

Sautter, R ^{[1
]}

Büttner, S ^{[1
]}

Ehrenreich, S ^{[1
]}

Haller, W ^{[1
]}

机构：

[1] IBM Entwicklung GMBH, Boblingen, Germany

来源：

ESSCIRC 2005: PROCEEDINGS OF THE 31ST EUROPEAN SOLID-STATE CIRCUITS CONFERENCE | 2005年

关键词：

D O I：

10.1109/ESSCIR.2005.1541595

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A Vector Fixed Point Unit (FXU) is designed to speed up multi-media processing. The FXU implements SIMD style integer arithmetic and permute operations. The adder, rotator and permute structure enables the use of static circuits only. The FXU was fabricated using IBM 90nm CMOS SOI technology.

引用

页码：203 / 206

页数：4

共 50 条

[21] ARCHITECTURE FOR SINGLE-CHIP ASIC PROCESSOR WITH INTEGRATED FLOATING POINT UNIT
OKLOBDZIJA, VG
PROCEEDINGS OF THE TWENTY-FIRST, ANNUAL HAWAII INTERNATIONAL CONFERENCE ON SYSTEM SCIENCES, VOLS 1-4: ARCHITECTURE TRACK, SOFTWARE TRACK, DECISION SUPPORT AND KNOWLEDGE BASED SYSTEMS TRACK, APPLICATIONS TRACK, 1988, : 221 - 229
[22] Array processor architecture for support vector learning
To, K.
Lim, C.C.
Beaumont-Smith, A.
Liebelt, M.J.
Marwood, W.
International Conference on Knowledge-Based Intelligent Electronic Systems, Proceedings, KES, 1999, : 377 - 380
[23] Array processor architecture for support vector learning
To, K.
Lim, C.C.
Beaumont-Smith, A.
Liebelt, M.J.
Marwood, W.
International Conference on Knowledge-Based Intelligent Electronic Systems, Proceedings, KES, : 377 - 380
[24] A fixed-point16-b digital signal processor core with reconfigurable architecture
Wu, QX
Bian, LJ
Tong, JR
PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN & COMPUTER GRAPHICS, 1999, : 457 - 461
[25] An ALU Cluster with Floating Point Unit for Media Streaming Architecture with Homogeneous Processor Cores
Liou, Chia-Yi
Chiueh, Herming
2008 13TH ASIA-PACIFIC COMPUTER SYSTEMS ARCHITECTURE CONFERENCE, 2008, : 9 - 15
[26] Optimizing matrix multiplication for a short-vector SIMD architecture - CELL processor
Kurzak, Jakub
Alvaro, Wesley
Dongarra, Jack
PARALLEL COMPUTING, 2009, 35 (03) : 138 - 150
[27] THE ARCHITECTURE OF A MULTI-VECTOR PROCESSOR SYSTEM, VPP
INOUE, A
MAEDA, A
PARALLEL COMPUTING, 1988, 8 (1-3) : 185 - 193
[28] An FPGA based SIMD processor with a vector memory unit
Cho, Junho
Chang, Hoseok
Sung, Wonyong
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 525 - +
[29] ADAPTING THE FINITE-ELEMENT PROBLEM TO A VECTOR PROCESSOR
FELTON, GK
NIEBER, JL
TRANSACTIONS OF THE ASAE, 1992, 35 (03): : 899 - 901
[30] Architecture of cell array neuro-processor
Morishita, T
Teramoto, I
EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, 1997, 1259 : 277 - 288

← 1 2 3 4 5 →