The vector fixed point unit of the synergistic processor element of the cell architecture processor

被引：1

作者：

Mäding, N ^{[1
]}

Leenstra, J ^{[1
]}

Pille, J ^{[1
]}

Sautter, R ^{[1
]}

Büttner, S ^{[1
]}

Ehrenreich, S ^{[1
]}

Haller, W ^{[1
]}

机构：

[1] IBM Entwicklung GMBH, Boblingen, Germany

来源：

ESSCIRC 2005: PROCEEDINGS OF THE 31ST EUROPEAN SOLID-STATE CIRCUITS CONFERENCE | 2005年

关键词：

D O I：

10.1109/ESSCIR.2005.1541595

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A Vector Fixed Point Unit (FXU) is designed to speed up multi-media processing. The FXU implements SIMD style integer arithmetic and permute operations. The adder, rotator and permute structure enables the use of static circuits only. The FXU was fabricated using IBM 90nm CMOS SOI technology.

引用

页码：203 / 206

页数：4

共 50 条

[1] The Vector Fixed Point Unit of the synergistic processor element of the cell architecture processor
Maeding, N.
Leenstra, J.
Pille, J.
Sautter, R.
Buettner, S.
Ehrenreich, S.
Haller, W.
2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 1579 - +
[2] The vector floating-point unit in a synergistic processor element of a CELL processor
Mueller, SM
Jacobi, C
Oh, HJ
Tran, KD
Cottier, SR
Michael, BW
Nishikawa, H
Totsuka, Y
Namatame, T
Yano, N
Machida, T
Dhong, SH
17th IEEE Symposium on Computer Arithmetic, Proceedings, 2005, : 59 - 67
[3] A fully-pipelined single-precision floating point unit in the synergistic processor element of a CELL processor
Oh, HJ
Mueller, SM
Jacobi, C
Tran, KD
Cottier, SR
Michael, BW
Nishikawa, H
Totsuka, Y
Namatame, T
Yano, N
Machida, T
Dhong, SH
2005 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2005, : 24 - 27
[4] A fully pipelined single-precision floating-point unit in the synergistic processor element of a CELL processor
Oh, HJ
Mueller, SM
Jacobi, C
Tran, KD
Cottier, SR
Michael, BW
Nishikawa, H
Totsuka, Y
Namatame, T
Yano, N
Machida, T
Dhong, SH
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (04) : 759 - 771
[5] A fully-pipelined single-precision floating point unit in the synergistic processor element of a CELL processor
Oh, H.-J., 2005, (Institute of Electrical and Electronics Engineers Inc.):
[6] The circuit design of the synergistic processor element of a CELL processor
Takahashi, O
Cook, R
Cottier, S
Dhong, SH
Flachs, B
Hirairi, K
Kawasumi, A
Murakami, H
Murakami, H
Noro, H
Oh, H
Onishi, S
Pille, J
Silberman, J
ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 111 - 117
[7] The power conscious Synergistic Processor Element of a Cell Processor
Takahashi, Osamu
Cottier, Scott
Dhong, Sang H.
Flachs, Brian
Hirairi, Koji
Hofstee, H. Peter
Michael, Brad
Noro, Hiromi
Wendel, Dieter
White, Michael
2005 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 21 - 24
[8] The circuits and physical design of the synergistic processor element of a CELL processor
Takahashi, O
Cook, R
Cottier, S
Dhong, SH
Flachs, B
Hirairi, K
Kawasumi, A
Murakami, H
Murakami, H
Noro, H
Oh, H
Onishi, S
Pille, J
Silberman, J
Yong, S
2005 Symposium on VLSI Circuits, Digest of Technical Papers, 2005, : 20 - 23
[9] The microarchitecture of the synergistic processor for a cell processor
Flachs, B
Asano, S
Dhong, SH
Hofstee, HP
Gervais, G
Kim, R
Le, T
Liu, PC
Leenstra, J
Liberty, J
Michael, B
Oh, HJ
Mueller, SM
Takahashi, O
Hatakeyama, A
Watanabe, Y
Yano, N
Brokenshire, DA
Peyravian, M
To, V
Iwata, E
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (01) : 63 - 70
[10] The use of vector instructions of a processor architecture for emulating the vector instructions of another processor architecture
K. A. Batuzov
Programming and Computer Software, 2017, 43 : 366 - 372

← 1 2 3 4 5 →