Metrology for Characterization of Wafer Thickness Uniformity During 3DS-IC Processing

被引:0
|
作者
Dunn, Tom [1 ]
Lee, Chris [1 ]
Tronolone, Mark [1 ]
Shorey, Aric [1 ]
机构
[1] Corning Inc, Corning, NY 14831 USA
来源
2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC) | 2012年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
There is a constant desire to increase substrate size in order to improve cost effectiveness of semiconductor processes. As the wafer diameter has increased from 2 '' to 12 '', the thickness has remained largely the same, resulting in a wafer form factor with inherently low stiffness. Gravity induced deformation becomes important when using traditional metrology tools and mounting strategies to characterize a wafer with such low stiffness. While there are strategies used to try to reduce the effects of deformation, gravitational sag provides a large source of error in measurements. Furthermore, glass is becoming an important material for substrates in semiconductor applications and metrology tools developed for use for characterizing silicon are inherently less suitable for glass. Using a novel mounting strategy and a measurement technique based on optical interference provides an opportunity to improve on the methodologies utilized to characterize wafer flatness (warp, bow) and total thickness variation (TTV). Not only can the accuracy of the measurement be improved, using an interference based technique allows for full wafer characterization with spatial resolution better than 1 mm, providing substantially more complete wafer characterization.
引用
收藏
页码:1239 / 1244
页数:6
相关论文
共 21 条
  • [1] Development of Substrates for Through Glass Vias (TGV) For 3DS-IC Integration
    Shorey, Aric
    Pollard, Scott
    Streltsov, Alex
    Piech, Garrett
    Wagner, Robert
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 289 - 291
  • [2] IMPACTS OF GLASS CARRIERS IN TEMPORARY BONDING PROCESS OF 3DS-IC TECHNOLOGY
    Wang, Bor Kai
    Lu, Rachel
    Shorey, Aric
    PROCEEDINGS OF THE 2012 IEEE 14TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2012, : 598 - 601
  • [3] Metrologies for Characterization of Flatness and Thickness Uniformity in Temporarily Bonded Wafer Stacks
    Wang, Bor Kai
    Tsai, Leon
    Shorey, Aric
    Lee, Alvin
    Su, Jay
    McCutcheon, Jeremy
    2012 7TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2012,
  • [4] Some surface and interface characterization and metrology requirements in the wafer processing industry
    Brundle, C. R.
    SURFACE AND INTERFACE ANALYSIS, 2010, 42 (6-7) : 770 - 774
  • [5] Use of Optical Metrology Techniques for Uniformity Control of 3D Stacked IC's
    Le Cunff, D.
    Tardif, M.
    Hotellier, N.
    Le Chao, K.
    Chapelon, L. L.
    Bar, P.
    Eynard, S.
    Piel, J. P.
    Fresquet, G.
    2014 25TH ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2014, : 62 - 66
  • [6] Modelling and characterization on wafer to wafer hybrid bonding technology for 3D IC packaging
    Ji, L.
    Che, F. X.
    Ji, H. M.
    Li, H. Y.
    Kawano, M.
    2019 IEEE 21ST ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2019, : 87 - 94
  • [7] Effects of Ceria Abrasive Particle Size Distribution below Wafer Surface on In-Wafer Uniformity during Chemical Mechanical Polishing Processing
    Kim, Hojoong
    Yang, Ji Chul
    Kim, Myungjoon
    Oh, Dong-won
    Lee, Chil-Gee
    Kim, Sang-Yong
    Kim, Taesung
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2011, 158 (06) : H635 - H640
  • [8] Thermal uniformity of 12-in silicon wafer during rapid thermal processing by inverse heat transfer method
    Lin, S
    Chu, HS
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2000, 13 (04) : 448 - 456
  • [9] Growth, characterization, and uniformity analysis of 200 mm wafer-scale SrTiO3/Si
    Gu, X.
    Lubyshev, D.
    Batzel, J.
    Fastenau, J. M.
    Liu, W. K.
    Pelzel, R.
    Magana, J. F.
    Ma, Q.
    Rao, V. R.
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2010, 28 (03):
  • [10] Study on processing step uniformity tuning during FET fabrication and sensor wafer response as a function of chuck temperature adjustment
    Milenin, Alexey P.
    Boullart, Werner
    Quli, Farhat
    Wen, Youxian
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2014, 53 (03)