On-chip split shared data bus architecture for SoC

被引：0
|
作者：
Yang, YS [1 ]
Roh, TM [1 ]
Lee, DW [1 ]
Kwon, WH [1 ]
Kim, J [1 ]
机构：
[1] Elect & Telecommun Res Inst, Basis Res Lab, Taejon 305700, South Korea
来源：
CDES '05: Proceedings of the 2005 International Conference on Computer Design | 2005年
关键词：
on-chip split shared data bus; low power and high speed on-chip bus;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper describes the split shared data bus architecture for SoC. The proposed split shared data bus split one common bus off two buses for decreasing the load capacitance and the critical delay time of the data bus. The power consumption of the proposed split shared data bus for SoC can improve by about 15 similar to 30%, compared with the conventional monolithic shared data bus.
引用
收藏
页码：104 / 108
页数：5
相关论文
共 50 条
  • [1] On-chip bus architecture optimization for multi-core SoC systems
    Lien, Cheng-Min
    Chen, Ya-Shu
    Shih, Chi-Sheng
    SOFTWARE TECHNOLOGIES FOR EMBEDDED AND UBIQUITOUS SYSTEMS, 2007, 4761 : 301 - +
  • [2] Fraction Control Bus: A new SOC on-chip communication architecture design
    Wang, N
    Bayoumi, MA
    ESA '05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS AND APPLICATIONS, 2005, : 124 - 129
  • [3] On compliance test of on-chip bus for SOC
    Lin, HM
    Yen, CC
    Shih, CH
    Jou, JY
    ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 328 - 333
  • [4] Dynamic fraction control bus: New SOC on-chip communication architecture design
    Wang, N
    Bayoumi, MA
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 199 - 202
  • [5] Various Arbitration Algorithm for On-Chip(AMBA) Shared Bus Multi-Processor SoC
    Shrivastava, Anurag
    Sharma, Sudhir Kumar
    2016 IEEE STUDENTS' CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER SCIENCE (SCEECS), 2016,
  • [6] On-Chip Bus Design for HDTV SoC Decoder
    Yi Zhiqiang
    Li Yun
    2010 6TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS NETWORKING AND MOBILE COMPUTING (WICOM), 2010,
  • [7] Design and Performance analysis of efficient bus arbitration schemes for on-chip shared bus Multi-processor SoC
    Doifode, Neeta
    Padole, Dinesh
    Bajaj, P. R.
    INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2008, 8 (09): : 250 - 255
  • [8] Tabu search based on-chip communication bus synthesis for shared multi-bus based architecture
    Pandey, Sujan
    Utlu, Nurten
    Glesner, Manfred
    IFIP VLSI-SOC 2006: IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION & SYSTEM-ON-CHIP, 2006, : 222 - +
  • [9] Performance and Power Modeling of On-Chip Bus System for a Complex SoC
    Lee, Hyun
    Lee, Je-Hoon
    Cho, Kyoung-Rok
    IEICE TRANSACTIONS ON ELECTRONICS, 2010, E93C (10): : 1525 - 1535
  • [10] Performance aware on-chip communication synthesis and optimization for shared multi-bus based architecture
    Pandey, S
    Glesner, M
    Mühlhäuser, M
    SBCCI 2005: 18th Symposium on Integrated Circuits and Systems Design, Proceedings, 2005, : 230 - 235
12345