New Test Compression Scheme Based on Low Power BIST

被引：0

作者：

Tyszer, J. ^{[1
]}

Filipek, M. ^{[1
]}

Mrugalski, G. ^{[2
]}

Mukherjee, N. ^{[2
]}

Rajski, J. ^{[2
]}

机构：

[1] Poznan Univ Tech, PL-60965 Poznan, Poland

[2] Mentor Graphics Corp, Wilsonville, OR 97070 USA

来源：

2013 18TH IEEE EUROPEAN TEST SYMPOSIUM (ETS 2013) | 2013年

关键词：

Built-in self-test; hybrid low power compression; low power test; test data compression; scan-based test; toggling; SCAN; LFSR; DISSIPATION; GENERATION; PATTERNS; ATPG; TPG;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper describes a new programmable low power test compression method that allows shaping the test power envelope in a fully predictable, accurate, and flexible fashion by adapting the existing logic BIST infrastructure. The proposed hybrid scheme efficiently combines test compression with logic BIST, where both techniques can work synergistically to deliver high quality test. Experimental results obtained for industrial designs illustrate feasibility of the proposed test scheme and are reported herein.

引用

页数：6

共 41 条

[21] LFSR-reseeding scheme achieving low-power dissipation during test [J].

Lee, Jinkyu ;

Touba, Nur A. .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (02) :396-401

[22]

Li L, 2005, DES AUT TEST EUROPE, P1142

[23] Test set embedding for deterministic BIST using a reconfigurable interconnection network [J].

Li, L ;

Chakrabarty, K .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (09) :1289-1305

[24]

Liang HG, 2001, INT TEST CONF P, P894, DOI 10.1109/TEST.2001.966712

[25] Adaptive Low Shift Power Test Pattern Generator for Logic BIST [J].

Lin, Xijiang ;

Rajski, Janusz .

2010 19TH IEEE ASIAN TEST SYMPOSIUM (ATS 2010), 2010, :355-360

[26]

Liu X., 2009, P ITC

[27]

Mrugalski G., 2012, P ITC

[28] Embedded deterministic test [J].

Rajski, J ;

Tyszer, J ;

Kassab, M ;

Mukherjee, N .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (05) :776-792

[29] Low power mixed-mode BIST based on mask pattern generation using dual LFSR re-seeding [J].

Rosinger, PM ;

Al-Hashimi, BM ;

Nicolici, N .

ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, :474-479

[30] Low transition LFSR for BIST-based applications [J].

Tehranipoor, M ;

Nourani, M ;

Ahmed, N .

14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, :138-143

← 1 2 3 4 5 →