Design of Hardware-based Communication Performance Measurement Tool

被引：13

作者：

Wang, Zhan ^{[1
]}

Cao, Zheng ^{[1
]}

Liu, Xiaoli ^{[1
]}

Su, Yong ^{[1
]}

Liu, Feilong ^{[1
]}

An, Xuejun ^{[1
]}

机构：

[1] Chinese Acad Sci, Inst Comp Technol, Beijing, Peoples R China

来源：

2012 IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING (CLUSTER) | 2012年

关键词：

D O I：

10.1109/CLUSTER.2012.12

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

With the popularity and development of heterogeneous computing, proper communication performance measurement tools are needed to explore new communication patterns under heterogeneous computing systems and optimize program's performance. This paper proposes a hardware-based communication performance measurement tool, named as HCPM, which brings little influence on original program, and can collect communication traces generated by heterogeneous processors which implement PCIe or HT as their system bus. HCPM firstly provides basic communication primitives to set up a communication system. Then based on these primitives, it collects communication trace. Real-time collected traces are transmitted to a dedicated computer for further analysis. Evaluation shows that with the use of proper compression in hardware, HCPM can transmit at least five processors' communication traces with a single Gigabit Ethernet link.

引用

页码：580 / 583

页数：4

共 8 条

[1]

Barker K.J., 2008, SC '08: Proceedings of the 2008 ACM/IEEE conference on Supercomputing, P1, DOI DOI 10.1109/SC.2008.5217926

[2] Design of HPC Node with Heterogeneous Processors [J].

Cao, Zheng ;

Tang, Hongwei ;

Li, Qiang ;

Li, Bo ;

Chen, Fei ;

Wang, Kai ;

An, Xuejun ;

Sun, Ninghui .

2011 IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING (CLUSTER), 2011, :130-138

[3]

Clearspeed Whitepaper: CSX Processor Architecture ClearSpeed, CLEARSP WHIT CSX PRO

[4] The Vampir performance analysis tool-set [J].

Knuepfer, Andreas ;

Brunst, Holger ;

Doleschal, Jens ;

Jurenz, Matthias ;

Lieber, Matthias ;

Mickler, Holger ;

Mueller, Matthias S. ;

Nagel, Wolfgang E. .

TOOLS FOR HIGH PERFORMANCE COMPUTING, 2008, :139-+

[5] NVIDIA Tesla: A unified graphics and computing architecture [J].

Lindholm, Erik ;

Nickolls, John ;

Oberman, Stuart ;

Montrym, John .

IEEE MICRO, 2008, 28 (02) :39-55

[6]

Malony A. D., 2011, 2011 International Conference on Parallel Processing, P176, DOI 10.1109/ICPP.2011.71

[7] The TAU parallel performance system [J].

Shende, Sameer S. ;

Malony, Allen D. .

INTERNATIONAL JOURNAL OF HIGH PERFORMANCE COMPUTING APPLICATIONS, 2006, 20 (02) :287-311

[8]

Weiwu Hu, 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P76, DOI 10.1109/ISSCC.2011.5746226

← 1 →