Strip Warpage Assessment of Dual Side Molding SiP Module

被引:0
作者
Wang, Ming-Han [1 ]
Hu, Ian [1 ]
Chen, Richard Y. C. [1 ]
Yeh, Chan-Lin [1 ]
Shih, Meng-Kai [1 ]
Tamg, David [1 ]
机构
[1] Adv Semicond Engn Inc, 26,Chin 3rd Rd, Kaohsiung 811, Taiwan
来源
2017 IEEE 19TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC) | 2017年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
SiP modules, integrates multi-function components in a package, are widely applied in consumer electronics and IoT, such as Wifi module, GPS module and RF module, etc. Dual side molding module is a more advanced device type, who integrate all the components on the both surfaces of the substrate to effectively reduce the module area. By process strip warpage control is one of the crucial matters for assembly in order to have good yield and high automatic manufacture efficiency. Finite element method is a powerful tool for strip warpage evaluation; however, dual side SiP module strip requires enormous elements to describe its details. A useful model simplification method was proposed in this study. The several layers substrate was simplified as a homogeneous material by numerical tensile and thermal expansion tests to obtain the substrate bulk material properties of modulus and thermal expansion coefficient. The simplified substrate not only helps for efficiency computing, but also can be a transition zone for the different component layout of top and bottom substrate surfaces successfully mesh in the simulation model. Birth and death method was used to investigate by process strip warpage, the evaluation results help to reduce the risk comes from strip warpage. According to the well validated simulation model, for process improvement, firstly SMT and molding top side has better performance for strip warpage; for EMC improvement, bottom side choose high shrinkage EMC or top side select low shrinkage EMC can well control strip warpage.
引用
收藏
页数:5
相关论文
共 4 条
  • [1] A Novel Method for Strip Level Warpage Simulation of PoP Package During Assembly
    Lin, Wei
    Na, J. H.
    [J]. 2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 84 - 90
  • [2] Methodology for Modeling Substrate Warpage Using Copper Trace Pattern Implementation
    McCaslin, L. O.
    Yoon, S.
    Kim, H.
    Sitaraman, Suresh K.
    [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2009, 32 (04): : 740 - 745
  • [3] Wen TY, 2007, ELEC COMP C, P1754
  • [4] Zhu W., 2007, THERMAL MECH MULTIPH, P1